Reconstruction of a single square pulse originally having 40 ps width coming from a lossy and noisy channel in a point to point interconnect

: The fundamental problem in high speed communication is that it suffers a lot of signal integrity issues due to dispersion (caused by dielectric variation with angular frequency), reflection (S 11), and insertion losses (S 12) of the channel made of copper. When a pulse width τ with magnitude V0 is driven through a lossy channel, we observe a reduction in magnitude (due to S 12 and S 11) and an increase in pulse width (due to dispersion). It causes different values of skin effect and dielectric loss leading to different effective resistance at each segment as the pulse moves through the channel. This impedance mismatch generates reflection noise, which makes the identification of the received signal difficult at the receiver. Modeling of such a complex situation and reconstruction of a high speed signal driven through a lossy channel remain an open problem for the research community. This work unveils a method of designing a system that can renovate a square wave pulse of 40 ps or less (corresponding to a data rate of 25 Gbit/s or more) after sending the same over a lossy channel from transmitter to receiver. The received noisy signal (Signal-A) is sent through a RC circuit to obtain a different delayed signal (Signal-B). Both the signals are then applied to the two terminals of a comparator. The difference, ∆ (t), between Signal-A and Signal-B is measured and it is witnessed that the voltage difference (ϕ) of two consecutive maximum peaks of ∆ (t) actually provides us with a better way to determine the design criteria of threshold voltage, VT , of the comparator for the reconstruction of the square pulse. It helps to eliminate the needless oscillations at the output of the comparator. The design of a threshold voltage depends fully on the channel properties.

PDF

___

[1] Hall SH, Heck HL. Advanced Signal Integrity for High Speed Digital Designs. Hoboken, NJ, USA: John Wiley and Sons, 2009.
[2] Johnson HW, Graham M. High Speed Digital Design: a Handbook of Black Magic. Upper Saddle River, NJ, USA: Prentice Hall, 1993.
[3] Deutsch A, Coteus PW, Kopcsay GV, Smith HH, Surovic CW, Krauter BL, Edelstein DC, Restle PJ. On-chip wiring design challenges for gigahertz operation. Proc IEEE 2001; 89, 4: 529-555.
[4] Tuuna S, Isoaho J, Tenhunen H. Analytical model for crosstalk and inter-symbol interference in point-to-point buses. IEEE T Comput Aid D 2006; 25, 7: 1400-1410.
[5] Hasegawa H, Seki S. On-chip pulse transmission in very high speed LSI/VLSI. In: IEEE microwave and milli-meterwave monolithic circuits Symposium Digest; 1984; San Francisco: IEEE. pp. 29-33.
[6] Diao J. High speed on-chip interconnect modelling and reliability assessment. PhD, Rensselaer Polytechnic Institute, Troy, NY, USA, 2006.
[7] Madrid A, Jacobson S, Bhattacharyya BK. Circuit design for point-to-point chip for high speed testing. In: US Patent; No 5532983: 2 July 1996.
[8] Hollis SJ. Pulse based on chip interconnect. PhD, University of Cambridge, Cambridge, UK, 2007.
[9] Intel. An introduction to the Intel⃝R quick path interconnect. Document number 320412-001US: 2009.
[10] Agilent Technology. Manual N5461A infiniium serial data equalization users guide: 2009.
[11] Seo J. High speed and low energy on chip communication circuits. PhD, University of Michigan, Ann Arbor, MI, USA, 2010.
[12] Bhattacharyya BK, Rustein M. Can we ever send 25-100 Gb/s signals over 24 line length of printed circuit board and still have mVolt signal at the receiver. In: IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging; 2527 October 2004; Portland, OR, USA: IEEE. pp. 15-18.
[13] Kay A, Claycomb T. Comparator with hysteresis reference design. Texas Instruments: 2014.