Dinesh Kumar DEVADOSS, Shantha Selvakumari RAMAPACKIAM

Improving utilization rate of semi-parallel successive cancellation architecture for polar codes using 2-bit decoding

Polar codes are the capacity-achieving error-correcting code proved to be a significant invention in coding theory. It can achieve channel capacity at infinite code length N due to its explicit code construction. However, the processing complexity along with the higher latency due to successive cancellation (SC) decoding is being a major design issue, which reduces the utilization rate in the decoder architectures. This paper presents a modified semi-parallel architecture for decoding polar code with a better decoding latency. Precomputation and look-ahead techniques are used to generate two bits in the final stage. Pipelined partial-sum unit with a less critical path reduces hardware complexity independent of code length. Hence, the fact that the proposed architecture reduces the latency by 2.7 times leads to increase in utilization rate than prior semi-parallel architecture. For a code length of N = 210 , the proposed architecture shows 62.7% and 94% improved utilization rate compared to the conventional semi-parallel architecture and 2-bit SC decoder, respectively. Compared to the conventional semi-parallel decoder for N = 217 , hardware resource such as look-up-tables (LUT) and flip-flops (FF) usage are reduced by 98% in field programmable gate array (FPGA) leads to reduction in processing complexity. Hence, very large efficient polar decoders with a high utilization rate can be implemented in FPGA.

PDF

___

[1] 3rd Generation Partnership Project; Technical Specification Group Radio Access Network; NR; Multiplexing and channel coding (Release 15)
[2] Hsu C, Anastasopoulos A. Capacity Achieving LDPC Codes Through Puncturing. IEEE Transactions on Information Theory 2008; 54 (10): 4698-4706. doi: 10.1109/TIT.2008.928274
[3] Arikan E. Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric BinaryInput Memoryless Channels. IEEE Transactions on Information Theory 2009; 55 (7): 3051-3073. doi: 10.1109/TIT.2009.2021379
[4] Arikan E, Telatar E. On the rate of channel polarization. In: IEEE 2009 International Symposium on Information Theory; Seoul; 2009. pp. 1493-1495. doi: 10.1109/ISIT.2009.5205856
[5] Hussami N, Korada SB, Urbanke R. Performance of polar codes for channel and source coding. In: IEEE 2009 International Symposium on Information Theory; Seoul; 2009. pp. 1488-1492. doi: 10.1109/ISIT.2009.5205860.
[6] Tal I, Vardy A. List Decoding of Polar Codes. IEEE Transactions on Information Theory 2015; 61 (5): 2213-2226. doi: 10.1109/TIT.2015.2410251
[7] Leroux C, Tal I, Vardy A, Gross WJ. Hardware architectures for successive cancellation decoding of polar codes. In: IEEE 2011 International Conference on Acoustics, Speech and Signal Processing; Prague; 2011. pp. 1665-1668. doi: 10.1109/ICASSP.2011.5946819
[8] Pamuk A. An FPGA implementation architecture for decoding of polar codes. In:2011 8th International Symposium on Wireless Communication Systems; Aachen; 2011. pp. 437-441. doi: 10.1109/ISWCS.2011.6125398
[9] Yuan B, Parhi KK. Successive cancellation list polar decoder using log-likelihood ratios. In: 2014 48th Asilomar Conference on Signals, Systems and Computers. Pacific Grove, CA; 2014. pp. 548-552. doi:10.1109/ACSSC.2014.7094505
[10] Leroux C, Raymond AJ, Sarkis G, Gross WJ. A Semi-Parallel Successive-Cancellation Decoder for Polar Codes. IEEE Transactions on Signal Processing 2013; 61 (2): 289-299. doi: 10.1109/TSP.2012.2223693
[11] Berhault G, Leroux C, Jego C, Dallet D. Partial sums generation architecture for successive cancellation decoding of polar codes. SiPS 2013 Proceedings; Taipei City; 2013. pp. 407-412. doi: 10.1109/SiPS.2013.6674541
[12] Zhang C, Yuan B, Parhi KK. Reduced-latency SC polar decoder architectures. In:2012 IEEE International Conference on Communications; Ottawa, ON; 2012. pp. 3471-3475. doi: 10.1109/ICC.2012.6364209
[13] Yuan B, Parhi KK. Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding. IEEE Transactions on Circuits and Systems I: Regular Papers 2014; 61 (4): 1241-1254. doi: 10.1109/TCSI.2013.2283779
[14] Giard P, Sarkis G, Thibeault C, Gross WJ. A 638 Mbps low-complexity rate 1/2 polar decoder on FPGAs. In: IEEE 2015 Workshop on Signal Processing Systems; Hangzhou; 2015. pp. 1-6. doi: 10.1109/SiPS.2015.7345007.
[15] Dizdar O, Arıkan E. A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic. IEEE Transactions on Circuits and Systems I: Regular Papers 2016; 63 (3): 436-447. doi: 10.1109/TCSI.2016.2525020
[16] Hussein GH Hassan, Amr MA Hussien, Hossam AH Fahmy. A simplified radix-4 successive cancellation decoder with partial sum lookahead, AEU - International Journal of Electronics and Communications 2018; 96: 267-272. doi: 10.1016/j.aeue.2018.09.027
[17] Geethu SB, Lakshmi RM, Lakshminarayanan G, Mathini S. Low-complex processing element architecture for successive cancellation decoder. Integration the VLSI Journal 2019; 66 : 80-87. doi: 10.1016/j.vlsi.2019.01.005
[18] Zhou H, Liang X, Li L, Zhang Z, You X et al. Segmented Successive Cancellation List Polar Decoding with Tailored CRC. Journal of Signal Processing System 2019; 91: 923–935. doi: 10.1007/s11265-018-1425-0
[19] Raymond AJ, Gross WJ. A Scalable Successive-Cancellation Decoder for Polar Codes. IEEE Transactions on Signal Processing 2014; 62 (20): 5339-5347. doi: 10.1109/TSP.2014.2347262
[20] Ercan F, Condo C, Gross WJ. Reduced-memory high-throughput fast-SSC polar code decoder architecture. In: 2017 IEEE International Workshop on Signal Processing Systems; Lorient; 2017. pp. 1-6. doi: 10.1109/SiPS.2017.8110014
[21] Giard P, Sarkis G, Thibeault C, Gross WJ. 237 Gbit/s unrolled hardware polar decoder. Electronics Letters 2015; 51 (10): 762-763. doi: 10.1049/el.2014.4432
[22] Zhang X, Yan X, Zeng Q, Cui J, Cao N et al. High-Throughput Fast-SSC Polar Decoder for Wireless Communications. Wireless Communications and Mobile Computing 2018; Article ID 7428039, 10 pages. doi: 10.1155/2018/7428039
[23] Delomier Y, Gal BL, Crenne J, Jego C. Model-based Design of Hardware SC Polar Decoders for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 2020; 13 (2): 1-27. doi: 10.1145/3391431