Subodh K. SINGHAL, Sujit K. PATEL, Anurag MAHAJAN, Gaurav SAXENA

Area-delay efficient Radix-4 8×8 Booth multiplier for DSP applications

Booth multiplier is the key component in portable very large-scale integration (VSLI) systems enabled with signal and image processing applications. The area, delay, and energy are the major constraints in these systems. Therefore, in this paper, a detailed analysis of the state-of-the-art Booth multiplier architecture and its various internal units are presented to find the scope of optimization. Based on the finding of analysis, optimized new binary to 2’s complement (B2C), Booth encoder-cum-selector type-1 and type-2, and partial product addition units are proposed. Furthermore, using these optimized units, an efficient parallel radix-4 8×8 Booth multiplier architecture is proposed. The simulation is carried out to verify the functionality of the proposed design. The synthesis results show that the proposed structure offers a saving of 13.56% in delay and 34.87% in area compared to the recent similar Booth multiplier design. Comparison results also reveal that the proposed Booth multiplier design involves 43.7% less area-delay-product and 11.24% less energy compared to the recent Booth multiplier design. Therefore, the proposed Booth multiplier design could be helpful for efficient realization of digital signal processing systems.

PDF

___

[1] Jiang H, Liu L, Jonker PP, Elliott DG, Lombardi F et al. A high-performance and energy-efficient FIR adaptive filter using approximate distributed arithmetic circuits. IEEE Transactions on Circuits and Systems I: Regular Papers 2018; 66 (1): 313-326. doi: 10.1109/TCSI.2018.2856513
[2] Durmuş B, Yavuz G, Aydın D. Adaptive iir filter design using self-adaptive search equation based artificial bee colony algorithm. Turkish Journal of Electrical Engineering & Computer Sciences 2019; 27 (6): pp. 4797-4817. doi: 10.3906/elk-1809-83
[3] Mittal A, Nandi A, Yadav D. Comparative study of 16-order FIR filter design using different multiplication techniques; IET Circuits, Devices & Systems 2017; 11 (3): 196-200. doi: 10.1049/iet-cds.2016.0146
[4] Chen KH, Chiueh TD. A low-power digit-based reconfigurable FIR filter. IEEE Transactions on Circuits and Systems II: Express Briefs 2006; 53 (8): 617-621. doi: 10.1109/TCSII.2006.875373
[5] Mohanty BK, Patel SK. Efficient very large-scale integration architecture for variable length block least mean square adaptive filter. IET Signal Processing 2015; 9 (8): 605-610. doi: 10.1049/iet-spr.2014.0424
[6] Meher PK. Seamless pipelining of DSP circuits. Circuits, Systems, and Signal Processing 2016; 35 (4): 1147-1162. doi: 10.1007/s00034-015-0089-2
[7] Gao W, Huang T, Reader C, Dou W, Chen X. IEEE standards for advanced audio and video coding in emerging applications. Computer 2014; 47 (7): 81-83. doi: 10.1109/MC.2014.122
[8] Wang G, Shield J. The efficient implementation of an array multiplier. In: 2005 IEEE International Conference on Electro Information Technology; Lincoln, NE, USA; 2005. 10.1109/EIT.2005.1626958
[9] Shanmuganathan R, Brindhadevi K. Comparative analysis of various types of multipliers for effective low power. Microelectronic Engineering 2019; 214: 28-37. doi: 10.1016/j.mee.2019.04.015
[10] Behrooz P. Computer Arithmetic: Algorithms and Hardware Designs. Oxford, England, UK: Oxford University Press, 2000.
[11] Sjalander M, Larsson-Edefors P. High-speed and low-power multipliers using the baugh-wooley algorithm and HPM reduction tree. In: IEEE International Conference on Electronics, Circuits and Systems; St. Julien’s, Malta; 2008. pp. 33-36. doi: 10.1109/ICECS.2008.4674784
[12] Xue H, Patel R, Boppana N, Ren S. Low-power-delay-product radix-4 8×8 booth multiplier in CMOS. Electronics Letters 2018; 54 (6): pp. 344-346. doi: 10.1049/el.2017.3996
[13] Cooper A. Parallel architecture modified booth multiplier. In: Proceeding IEE G, Electronic Circuits and Systems; IET 1988; 135 (3): 125-128. doi: 10.1049/ip-g-1.1988.0019
[14] Elguibaly F. A fast parallel multiplier-accumulator using the modified booth algorithm. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 2000; 47 (9): 902-908. doi: 10.1109/82.868458
[15] Kuang SR, Wang JP, Guo CY. Modified booth multipliers with a regular partial product array. IEEE Transactions on Circuits and Systems II: Express Briefs 2009; 56 (5): 404-408. doi: 10.1109/TCSII.2009.2019334
[16] Prabhu A, Elakya V. Design of modified low power booth multiplier. In: 2012 International Conference on Computing, Communication and Applications; Dindigul, Tamilnadu, India; 2012. doi: 10.1109/ICCCA.2012.6179166
[17] Nagamani A, Nikhil R, Nagaraj M, Agrawal VK. Reversible radix-4 booth multiplier for DSP applications. In: 2016 International Conference on Signal Processing and Communications (SPCOM); Bangalore, India: 2016. doi: 10.1109/SPCOM.2016.7746687
[18] Cho KJ, Lee KC, Chung JG, Parhi KK. Design of low-error fixed-width modified booth multiplier. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2004; 12 (5): 522-531. 10.1109/TVLSI.2004.825853
[19] Shun Z, Pfander OA, Pfleiderer HJ, Bermak A. A VLSI architecture for a run-time multi-precision reconfigurable booth multiplier. In: 14th IEEE International Conference on Electronics, Circuits and Systems; Marrakech, Morocco; 2007, pp. 975-978. doi: 10.1109/ICECS.2007.4511155
[20] Kuang SR, Wang JP. Design of power-efficient configurable booth multiplier. IEEE Transactions on Circuits and Systems I: Regular Papers 2010; 57 (3): 568-580. doi: 10.1109/TCSI.2009.2023763
[21] Mohanty BK, Tiwari V. Modified PEB formulation for hardware-efficient fixed-width booth multiplier. Circuits, Systems, and Signal Processing 2014; 33 (12): 3981-3994. doi: 10.1007/s00034-014-9843-0
[22] Qian L, Wang C, Liu W, Lombardi F, Han J. Design and evaluation of an approximate Wallace-booth multiplier. In: 2016 IEEE international symposium on circuits and systems (ISCAS); Montreal, QC, Canada; 2016. pp. 1974-1977. doi: 10.1109/ISCAS.2016.7538962
[23] Pramod P, Shahana T. Efficient modular hybrid adders and radix-4 booth multipliers for DSP applications. Microelectronics Journal 2020. doi: 10.1016/j.mejo.2020.104701
[24] Boppana N, Kommareddy J, Ren S. Low-cost and high-performance 8×8 booth multiplier. Circuits, Systems, and Signal Processing 2019; 38 (9): 4357-4368.
[25] “dbtcbn65gplusbc0d88 TSMC 65nm CMOS library databook”.
[26] Silveira B, Paim G, Abreu B, Grellert M, Diniz CM et al. Power-efficient sum of absolute differences hardware architecture using adder compressors for integer motion estimation design. IEEE Transactions on Circuits and Systems I: Regular Papers 2017; 64 (12): pp. 3126-3137. doi: 10.1109/TCSI.2017.2728802