Ming ZHAN, Liang ZHOU, Jun WU

A low-memory intensive decoding architecture for double-binary convolutional turbo code

Memory accesses take a large part of the power consumption in the iterative decoding of double-binary convolutional turbo code (DB-CTC). To deal with this, a low-memory intensive decoding architecture is proposed for DB-CTC in this paper. The new scheme is based on an improved maximum a posteriori probability algorithm, where instead of storing all of the state metrics, only a part of these state metrics is stored in the state metrics cache (SMC), and the memory size of the SMC is thus reduced by 25%. Owing to a compare-select--recalculate processing (CSRP) module in the proposed decoding architecture, the unstored state metrics are recalculated by simple operations, while maintaining near optimal decoding performance.

Anahtar Kelimeler:

Branch metrics, computational complexity, MAP algorithm, state metrics cache

A low-memory intensive decoding architecture for double-binary convolutional turbo code

Keywords:

Branch metrics, computational complexity, MAP algorithm, state metrics cache,

PDF

___

C. Berrou, M. Jezequel, “Non-binary convolutional codes for turbo coding”, Electronics Letters, Vol. 35, pp. 39–40, 19 C. Berrou, M. Jezequel, C. Douillard, S. Kerouedan, “The advantage of non-binary turbo codes,” Information Theory Workshop, pp. 61–63, 2001.
Digital Video Broadcasting (DVB), [Online], Available: http://www. dvb.org/. Worldwide Interoperability for Microwave Access (WiMAX), [Online], Available: http://www.wimaxforum.org/home/. IEEE P802.16m/D5-2010, IEEE Standard for Local and Metropolitan Area Networks, Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems, New York, 2010.
IEEE Standard 802.16 T M -2009, IEEE Standard for Local and Metropolitan Area Networks, Part 16: Air Interface for Broadband Wireless Access Systems, New York, 2009.
C. Schurgers, F. Catthoor, M. Engels, “Memory optimization of MAP turbo decoder algorithms”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 9, pp. 305–312, 2001.
H. Liu, J.P. Diguet, C. Jego, M. Jezequel, E. Boutillon, “Energy efficient turbo decoder with reduced state metric quantization”, IEEE Workshop on Signal Processing and Systems, pp. 237–242, 2007.
M. Martina, G. Masera, “State metric compression techniques for turbo decoder architectures”, IEEE Transactions on Circuits and Systems, Vol. 58, pp. 1119–1128, 2011.
J.H. Kim, I.C. Park, “Double-binary circular turbo decoding based on border metric encoding”, IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 55, pp. 79–83, 2008.
C.H. Lin, C.Y. Chen, A.Y. Wu, “Low-power memory-reduced traceback MAP decoding for double-binary convolutional turbo decoder”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 56, pp. 1005–1016, 200
J. Vogt, A. Finger, “Improving the max-log-MAP turbo decoder”, Electronics Letters, Vol. 36, pp. 1937–1938, 2000. S. Papaharalabos, P. Sweeney, B.G. Evans, “Constant log-MAP decoding algorithm for duo-binary turbo codes”, Electronics Letters, Vol. 42, pp. 709–710, 2006.
S. Papaharalabos, P.T. Mathiopoulos, G. Masera, M. Martina, “On optimal and near-optimal turbo decoding using generalized max* operator”, IEEE Communications Letters, Vol. 13, pp. 522–524, 2009.
J.J. He, Z.F. Wang, H.P. Liu, “Memory-reduced MAP decoding for double-binary convolutional turbo code”, Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 469–472, 2010.
C.H. Lin, C.Y. Chen, A.Y. Wu, “Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding”, IEEE Transactions on Very Large Scale Integration Systems, Vol. 19, pp. 305–318, 20 J.H. Kim, I.C. Park, “Bit-level extrinsic information exchange method for double-binary turbo codes”, IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 56, pp. 81–85, 2009.
E. Boutillon, C. Douillard, G. Montorsi, “Iterative decoding of concatenated convolutional codes: Implementation issues”, Proceedings of the IEEE, Vol. 95, pp. 1201–1227, 2007.
M. Zhan, L. Zhou, C. Wang, “A new algorithm without exponential and logarithm computations in iterative decoding for double binary convolutional turbo code”, IEEE 7th International Conference on Wireless Communications, Networking and Mobile Computing, pp. 1–4, 2011.
L.R. Bahl, J. Cocke, F. Jelinek, J. Raviv, “Optimal decoding of linear codes for minimizing symbol error rate”, IEEE Transactions on Information Theory, Vol. 20, pp. 284–287, 1974.
A. Abbasfar, K. Yao, “An efficient and practical architecture for high speed turbo decoders”, Proceedings of IEEE Vehicular Technology Conference, pp. 337–341, 2003.
D.S. Lee, I.C. Park, “Low-power log-MAP decoding based on reduced metric memory access”, IEEE Transactions Circuits and Systems-I: Regular Papers, Vol. 53, pp. 1244–1253, 2006.
M. Martina, M. Nicola, G. Masera, “A flexible UMTS-WiMax turbo decoder architecture”, IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 55, pp. 369–373, 2008.