Samana Hanumanth MANAGOLİ, Premananda Belegahalli SİDDAİAH, Nikhil Kiran JAYANTHİ

Low Power Square Root Carry Select Adder Using AVLS-TSPC-Based D Flip-Flop

Speed, power, and area are the parameters to be considered while designing any integrated circuits including adder circuits. Low-power computation circuits play an important role in the very large-scale integration (VLSI) industry. Carry select adder (CSLA) is one of the fastest adders available and used to combat carry rippling. The square root of carry select adder (SCSLA) is a special case of CSLA. Since the SCSLA functions at high speed, it becomes vital to minimize the power dissipation and optimize the entire adder circuit. Adaptive voltage level at source (AVLS) is a technique used to minimize the power utilization of the circuit by decreasing the supply voltage. Truesingle phase clocking (TSPC) is used to design D flip-flop which reduces both the area and power. The proposed 16-bit adder architectures, one with AVLS normal TSPCbased D flip-flop and the other with AVLS modified TSPC D flip-flop has power reduction of 53.91% and 58.12% respectively, when compared with existing architectures in complementary metal-oxide-semiconductor (CMOS) 180 nm technology. Also, the proposed architectures, when implemented in CMOS 45 nm technology showed a power reduction of 82.75% and 82.93% respectively. The circuits are realized using Cadence Virtuoso and simulated using Cadence Spectre. Both the adders are powerefficient and operate at high speed.

PDF

___

1. A. Singh and S. Wairya, “A 16-bit Ripple Carry Adder Design Using High Speed Modified Feedthrough Logic,” Int. J. Eng. Comput. Sci., vol. 4, no. 5, pp. 12058–12061, 2015.
2. A. Nigam and R. Singh, “Comparative analysis of 28T full adder with 14T full adder using 180 nm,” Int. J. Eng. Sci. Adv. Res., vol. 2, no. 1, pp. 27–32, 2016.
3. M. G. Ganavi and B. S. Premananda, “Design of low-power square root carry select adder and Wallace tree multiplier using adiabatic logic,” Lecture Notes in Electrical Engineering, Proceedings of International Conference on Emerging Research in Electronics, Computer Science and Technology, vol. 545, pp. 767–781, 2019.
4. R. Manjunath, M. Nagabhushan and S. Gatade, “Low power area efficient carry select adder using TSPC D-flip flop,” Int. J. Adv. Technol. Eng. Sci., vol. 4, no. 1, pp. 234–240, 2016.
5. B. S. Premananda, A. Bajpai, G. Shakthivel and A. R. Anurag, “Low power add-one circuit IPGL based high speed square root carry select adder,” Indian J. Sci. Tech., vol. 14, no. 9, pp. 776–786, 2021.
6. P. Anirvinnan, V. S. Parashar, D. Aneesh Bharadwaj and B. S. Premananda, “Low power AVLS-TSPC based 2/3 pre-scaler,” Int. J. Eng. Adv. Technol., vol. 9, no. 1, pp. 6687–6693, 2019.
7. B. V. Naik and R. P. Rao, “Implementation of efficient CSLA using D-latch approach,” Int. J. VLSI Syst. Des. Commun. Syst., vol. 5, no. 8, pp. 781–785, 2017.
8. Sharanabasappa and P. Ravibabu, “Design of 16-bit low Power carry select adder using D-flip flop,” Proceedings of International Conference on Current Trends in Eng., Science and Technology, pp. 81–87, 2017.
9. A. Ponnusamy and P. Ramanathan, “Area efficient carry select adder using negative edge triggered D flip-flop,” Appl. Mech. Mater., vol. 573, pp. 187–193, 2014.
10. H. Y. Lee and Y. C. Jang, “A true single-phase clocked flip-flop with leakage current compensation,” IEICE Electron. Express, vol. 9, no. 23, pp. 1807–1812, 2012.
11. A. Deb, S. Sharma and A. Dev, “Analysis of various TSPC based D flipflops,” Int. J. Recent Technol. Eng., vol. 8, no. 1, pp. 1716–1718, 2019.
12. S. Gupta and N. Saxena, “Design of a power efficient D-flip flop using AVL technique,” Eur. J. Adv. Eng. Technol., vol. 2, no. 12, pp. 75–78, 2015.
13. M. Nam, Y. Choi and K. Cho, “High-speed and energy efficient carry select adder (CSLA) dominated by carry generation logic,” Microelectron. J., vol. 79, pp. 70–78, 2018.
14. M. Khadir, K. Chaitanya, S. Sushma and V. Preethi, “Design of carry select adder based on a compact carry look ahead unit using 18nm FinFET technology,” Crit. Rev., vol. 7, no. 6, pp. 1164–1171, 2020.
15. S. Muminthaj, S. Kayalvizhi and K. Sangeetha, “Low power and area efficient carry select adder using D-flip flop,” Int. J. Sci. Eng. Res., vol. 8, no. 11, pp. 964–967, 2019.
16. M. A. Roodposhti and M. Valinataj, “A novel area-delay efficient carry select adder based on new add-one circuit,” Proceedings of 9th International Conference on Computer and Knowledge Engineering, 2019, pp. 225–230.