Suman Lata TRIPATH, Vimal Kumar AGRAWAL, Raju PATEL

Low leakage pocket junction-less DGTFET with biosensing cavity region

Low leakage current junction-less double gate tunnel field-effect transistor (JLDGTFET) with narrow bandgap material pocket region of Si0.7Ge0.3 shows increased band to band tunneling and sharp subthreshold characteristicsto meet low power, high speed digital and memory applications. The proposed JLDGTFET exploits the junction-lessbehavior that supports reasonable values of ON/OFF currents as well as improved subthreshold parameters. First, theperformance optimization of the JLDGTFET is carried out with different gate contact and oxide region materials interms of ION /IOF F current ratio, subthreshold slope, and drain induced barrier lowering. The ON/OFF performance ofthe pocket Si0.7Ge0.3 JLDGTFET with cavity region is also examined to enhance the sensing capability for biomoleculespresent in the atmosphere that affect the dielectric constant of air present in the cavity and hence overall performancechanges. The 2D/3D Visual TCAD tool is used to simulate novel thin body pocket Si0.7Ge0.3 JLDGTFET.

PDF

___

[1] Colinge JP. The new generation of SOI MOSFETs. Romanian Journal of Information Science and Technology 2008; 11: 3–15.
[2] Shrivastava M, Shojaei M, Baghini S, Dinesh K, Ramgopal RV. A novel bottom spacer FinFET structure for improved short-channel, power-delay, and thermal performance. IEEE Transactions on Electron Devices 2010; 57: 1287-1294.
[3] Morris DH, Avcı UE, Rios R, Young IA. Design of low voltage tunneling-FET logic circuits considering asymmetric conduction characteristics. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2014; 4: 380-388.
[4] Chitrakant S, Jawar S. Charge-plasma based process variation immune junctionless transistor. IEEE Electron Device Letters 2014; 35: 411-413.
[5] Tomioka K, Yoshimura M, Fukui T. Steep-slope tunnel field effect transistors using III–V nanowire/Si heterojunction. In: Proceedings of the VLSI Technology Symposium; Honolulu, HI, USA; 2012. pp. 47–48.
[6] Ganjipour B, Wallentin J, Borgström MT, Samuelson L, Thelander C. Tunnel field-effect transistors based on InP-GaAs heterostructure nanowires. ACS Nano 2012; 6: 3109–3113.
[7] Abedini M, Seyed A, Sedigh Z, Eskandarian A. Representation of heterostructure electrically doped nanoscale tunnel FET with Gaussian‑doping profle for high‑performance low‑power applications. International Nano Letters 2018; 8 (4): 277-286.
[8] Avci UE. Understanding the feasibility of scaled III–V TFET for logic by bridging atomistic simulations and experimental results. In: Proceedings of the VLSI Technology Symposium; Honolulu, HI, USA; 2012. pp. 183–184.
[9] Avci UE, Morris DH, Young IA. Tunnel field-effect transistors: prospects and challenges. IEEE Journal of the Electron Devices Society 2015; 3: 88-95.
[10] Rahi SB, Ghosh B, Bishnoi B. Temperature effect on hetero structure junctionless tunnel FET. Journal of Semiconductors 2015; 36: 034002.
[11] Guenifi N, Rahi SB, Ghodbane T. Rigorous study of double gate tunneling field effect transistor structure based on silicon. Materials Focus 2018; 7: 1-7.
[12] Thomas N, Peng-Fei W, Walter H, Schmitt-Landsiedel D. The tunneling field effect transistor (TFET): the temperature dependence, the simulation model, and its application. IEEE ISCAS 2004; 3: III-713.
[13] Kumar MJ, Janardhanan S. Doping-less tunnel field effect transistor: design and investigation. IEEE Transactions on Electron Devices 2013; 60: 3285–3290.
[14] Asthana PK, Goswami Y, Basak S, Rahi SB, Ghosh B. Improved performance of a junctionless tunnel field effect transistor with a Si and SiGe hetero-structure for ultra low power applications. RSC Advances 2015; 60: 48779- 48785.
[15] Vandooren A, Leonelli D, Rooyackers R, Hikavyy A, Devriendt K et al. Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction tunnel-FETs. Solid-State Electronics 2013; 83: 50–55.
[16] Wei L, Hongxia L, Shulong W, Shupeng C, Zhaonian Y. Design of high performance Si/SiGe heterojunction tunneling FETs with a T-shaped gate. Nanoscale Research Letters 2017; 12: 198.
[17] Shiromani BR, Asthana PK, Gupta S. Hetero-gate junctionless tunnel field-effect transistor: future of low-power devices. Journal of Computational Electronics 2017; 16: 30-38.
[18] Pranav KA, Bahniman G, Shiromani BR, Yogesh G. Optimal design for a high performance H-JLTFET using HfO2 as a gate dielectric for ultra low power applications. RSC Advances 2014; 4: 22803-22807.
[19] Lahgere A, Kumar MJ. A tunnel dielectric-based junctionless transistor with reduced parasitic BJT action. IEEE Transactions on Electron Devices 2017; 64: 3470-3475.
[20] Rios R, Cappellani A, Armstrong M, Budrevich A, Gomez H et al. Comparison of junctionless and conventional trigate transistors with Lg down to 26 nm. IEEE Electron Devices Letters 2011; 32: 1170-1172.
[21] Ghosh B, Akram MW. Junctionless tunnel field effect transistor. IEEE Electron Devices Letters 2013; 34 (5): 584-586.
[22] Rahi SB, Ghosh B. High-k double gate junctionless tunnel FET with a tunable bandgap. RSC Advances 2015; 5 (67): 54544-54550.
[23] Kim JY, Ahn JH, Moon DII, Kim S, Park J et al. An underlap channel-embedded field-effect transistor for biosensor application in watery and dry environment. IEEE Transactions on Nanotechnology 2012; 11: 390–394.
[24] Kanungo S, Chattopadhyay S, Gupta PS, Rahaman H. Comparative performance analysis of the dielectrically modulated full-gate and short-gate tunnel FET-based biosensor. IEEE Transactions on Electron Devices 2015; 62: 994-1001.
[25] Kanungo S, Chattopadhyay S, Gupta PS. Study and analysis of the effects of SiGe source and pocket-doped channel on sensing performance of dielectrically. IEEE Transactions on Electron Devices 2016; 63: 2589-2596.
[26] Deepika S, Pandey S, Nigam K, Sharma D, Yadav DS et al. A charge-plasma-based dielectric-modulated junctionless TFET for biosensor label-free detection. IEEE Transactions on Electron Devices 2017; 64: 271-278.
[27] Kalra S, Kumar MJ, Dhawan A. Induced dielectric modulated tunnel field effect transistor biosensor (I-DMTFET): proposal and investigation. IEEE Electron Devices Letters 2016; 37: 1485-1488.
[28] Im H, Huang XJ, Gu B, Choi YK. A dielectric-modulated field-effect transistor for biosensing. Nature Nanotechnology 2007; 2: 430–434.
[29] Rahman E, Shadman A, Ahmed I, Khan ZSU, Khosru QDM. A physically based compact I–V model for monolayer TMDC channel MOSFET and DMFET biosensor. Nanotechnology 2018; 29: 235203.
[30] Kim CH, Park TJ, Paskaleva EE, Sun F, Seo JW et al. Nanotechnologies for biosensor and biochip. Biochip Journal 2008; 2: 127-134.