V.V. Satyanarayana SATTI, Sridevi SRIADIBHATLA

Dual bit control low-power dynamic content addressable memory design for IoT applications

The Internet of things (IoT) is an emerging area in the semiconductor industry for low-power and high-speed applications. Many search engines of IoT applications require low power consumption and high-speed content addressable memory (CAM) devices for the transmission of data packets between servers and end devices. A CAM is a hardware device used for transfer of packets in a network router with high speed at the cost of power consumption. In this paper, a new dual bit control precharge free (PF) dynamic content addressable memory (DCAM) has been introduced. The proposed design uses a new charge control circuitry, which is used to control the dual DCAM cell to get the match line output for match/miss. Elimination of the precharge phase before the evaluation phase allows the proposed design to perform more search operations within the evaluation time. The proposed 64-bit PF-DCAM design is implemented using a CMOS 45-nm technology node and Monte Carlo simulations are performed for power and search delay validation. The simulation results show that the proposed design reduces power and search delay when compared to conventional DCAM designs

PDF

___

1] Liu LY, Wang JF, Wang RJ, Lee JY. CAM-based VLSI architectures for dynamic Huffman coding. IEEE Transac- tions on Consumer Electronics 1994; 40 (3): 282-289. doi: 10.1109/30.320807
[2] Shin YC, Sridhar R, Demjanenko V, Palumbo PW, Srihari SN. A special-purpose content addressable memory chip for real-time image processing. IEEE Journal of Solid-State Circuits 1992; 27 (5): 737-744. doi: 10.1109/4.133160
[3] Maurya SK, Clark LT. A dynamic longest prefix matching content addressable memory for IP routing. IEEE Transactions on Very Large Scale Integration Systems 2010; 19 (6): 963-972. doi: 10.1109/TVLSI.2010.2042826
[4] Bremler-Barr A, Hendler D. Space-eﬀicient TCAM-based classification using gray coding. IEEE Transactions on Computers 2010; 61 (1): 18-30. doi: 10.1109/TC.2010.267
[5] Mitra RN, Agrawal DP. 5G mobile technology: A survey. ICT Express 2015; 1 (3): 132-137. doi: 10.1016/j.icte.2016.01.003
[6] Alioto M. Enabling the Internet of Things: From Integrated Circuits to Integrated Systems. Singapore: National University of Singapore, 2017.
[7] Mishra S, Mahendra TV, Dandapat A. A 9-T 833-MHz 1.72-fJ/bit/search quasi-static ternary fully associative cache tag with selective match line evaluation for wire speed applications. IEEE Transactions on Circuits and Systems 2016; 63 (11): 1910-1920. doi: 10.1109/TCSI.2016.2592182
[8] Pagiamtzis K, Sheikholeslami A. Content-addressable memory circuits and architectures: a tutorial and survey. IEEE Journal of Solid-State Circuits 2006; 41 (3): 712-727. doi: 10.1109/JSSC.2005.864128
[9] Zackriya M, Kittur HM. Precharge-free low-power content addressable memory. IEEE Transactions on Very Large Scale Integration Systems 2016; 24 (8): 2614-2621. doi: 10.1109/TVLSI.2016.2518219
[10] Mahendra TV, Mishra S, Dandapat A. Self-controlled high-performance precharge-free content-addressable memory. IEEE Transactions on Very Large Scale Integration Systems 2017; 25 (8): 2388-2392. doi: 10.1109/TVLSI.2017.2685427
[11] Satti VS, Sriadibhatla S. Hybrid self-controlled pre-charge free CAM design for low power and high performance. Turkish Journal of Electrical Engineering & Computer Sciences 2019; 27 (2): 1132-1146. doi: 10.3906/elk-1807-271
[12] Kittur HM. Content addressable memory early predict and terminate precharge of match-line. IEEE Transactions on Very Large Scale Integration Systems 2016; 25 (1): 385-387. doi: 10.1109/TVLSI.2016.2576281
[13] Vinogradov V, Ha J, Lee C, Molnar A, Hong SH. Dynamic ternary CAM for hardware search engine. Electronics Letters 2014; 50 (4): 256-258. doi: 10.1049/el.2013.3849
[14] Mahendra TV, Hussain SW, Mishra S, Dandapat A. Pre-charge free dynamic content addressable memory. Elec- tronics Letters 2018; 54 (9): 556-558. doi: 10.1049/el.2018.0592