Hilmi Kayhan YILMAZ, Serkan TOPALOĞLU

Design of a spurious-free RF frequency synthesizer for fast-settling receivers

A tunable reference clock frequency topology is presented as a spur reduction application for frequencysynthesizers of fast frequency hopping spread spectrum systems. The method was verified by measurements on adesigned hardware operating at L-band frequencies. This spur reduction method is based on optimizing the referenceclock frequency of synthesizers to mitigate spurs. By using the spur reduction method, the power of spurious signalswas reduced up to 57 dB. The performance of the spur reduction method was also analyzed at different loop-filterconfigurations. Smaller lock time was obtained by enlarging the bandwidth of the loop filter up to 150 kHz. Therequired power response of the spurious signals specified in telecommunication standards was achieved even though theloop filter bandwidth was enlarged.Key words: Fast-frequency hopping spread spectrum, spurious-free, integer-boundary spur, synthesizer, fractionalphase-lock loop, L-band, receiver, transmitter, RF phase-lock loop, spur mitigation

PDF

___

[1] Razavi B. RF Microelectronics. Upper Saddle River, NJ, USA: Prentice Hall Press, 2011.
[2] Curtin M, O’Brien P. Phase-locked loops for high-frequency receivers and transmitters. Analog Dialogue Part 1 1999; 33 (5): 1-4.
[3] Brennan R. Analyzing, optimizing and eliminating integer boundary spurs in phase-locked loops with VCO at up to 13.6 GHz. Analog Dialogue 2015; 49 (8): 1-3.
[4] Vishnu R, Anulal SS. An avoidance technique for mitigating the integer boundary spur problem in a DDS-PLL hybrid frequency synthesizer. In: International Conference on Communications and Signal Processing; Melmaruvathur, India; 2015. pp. 443-446.
[5] Marnane A, Marotta V, Kennedy MP. Yet another spur mechanism in a charge-pump based Fractional-N PLL. In: 2016 IEEE International Conference on Electronics, Circuits and Systems; 2016. pp. 452-455.
[6] Analog Devices. PLLs with Integrated VCO.RF Aapplications, Product and Operating Guide. Norwood, MA, USA: Analog Devices; 2015.
[7] Analog Devices. Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs. AD9524 Data Sheet.Norwood, MA, USA: Analog Devices; 2015.
[8] Analog Devices. Fractional-N PLL with Integrated VCO 25 - 3000 MHz. HMC830 Data Sheet. Norwood, MA, USA: Analog Devices; 2012.
[9] Analog Devices. Frequency Hopping with Hittite PLLVCOs. Application Note. Norwood, MA, USA: Analog Devices; 2014.
[10] Liao TW, Su JR, Hung CC. Low-spur technique for Integer-N phase-locked loop. In: IEEE 55th International Midwest Symposium on Circuits and Systems; Boise, ID, USA; 2012. pp. 546-549.
[11] Lee TC, Lee WL. A spur suppression technique for phase-locked frequency synthesizers. In: IEEE International Solid State Circuits Conference-Digest of Technical Papers; San Francisco, CA, USA; 2006. pp. 2432-2433.
[12] Pellerano S, Levantino S, Samori C, Lacaita AL. A 13.5-mW 5-GHz frequency synthesizer with dynamiclogic frequency divider. IEEE Journal of Solid-State Circuits 2004; 39 (2): 378-383.