Behnam GHAVAMI, Mokhtar GHANATGHESTANI MOHAMMADI, Honeya SALEHPOUR

A CNFET full adder cell design for high-speed arithmetic units

Carbon nanotube field-effect transistors (CNFETs) utilize an array of carbon nanotubes as the channel material instead of bulk silicon in the traditional MOSFET structure, which holds great promise for the future of integrated circuits. In this paper, a full adder cell based on a parallel design using CNFETs is presented. The main objective of designing this full adder cell is to reduce critical path delay in CNFET-based adder circuits. The proposed design positively affects speed and power consumption by shortening the data path. In order to evaluate the proposed design, several simulations were performed with different load capacitors, frequencies, and temperatures using HSPICE in 32-nm CMOS and 32-nm CNFET technologies. The proposed full adder cells were compared with five other full adder cells using 4-bit ripple carry adder (RCA) and 8-bit RCA circuits with power consumption, speed, and power delay product parameters. The obtained results indicate that the proposed design is faster than other designs due to a shortened data path. The results of the simulations confirm the higher efficiency of the proposed full adder cell with respect to other designs.

PDF

___

[1] Uyemura J. CMOS Logic Circuit Design. 1st ed. Dordrecht, the Netherlands: Kluwer Academic Publishers, 2001.
[2] Rabaey JM, Chandrakasan A, Nikolic B. Digital Integrated Circuits: A Design Perspective. 2nd ed. Englewood Cliffs, NJ, USA: Prentice Hall, 2002.
[3] Mirzaee RF, Moaiyeri MH, Navi K. High speed NP-CMOS and multi-output dynamic full adder cells. International Journal of Electrical, Computer and Systems Engineering 2010; 4: 304-310.
[4] Tans SJ, Verschueren ARM, Dekker C. Room-temperature transistor based on a single carbon nanotube. Nature 1998; 393: 49-52.
[5] OConnor I, Liu J, Gaffiot F, Pregaldiny F, Lallement C, Maneux C, Goguet J, Fregonese S, Zimmer T, Anghel L. CNTFET modeling and reconfigurable logic-circuit design. IEEE T Circuits-I 2007; 54: 2365-2379.
[6] Raychowdhury A, Roy K. Carbon nanotube-based voltage-mode multiple-valued logic design. IEEE T Nanotechnol 2005; 4: 168-179.
[7] Moaiyeri MH, Chavoshisani R, Jalali A, Navi K, Hashemipour O. High performance mixed-mode universal min-max circuits for nanotechnology. Circuits Syst Signal Process 2012; 31: 465-488.
[8] Navi K, Hossein Sajedi H, Faghih Mirzaee R, Moaiyeri MH, Jalali A, Kavehei O. High-speed full adder based on minority function and bridge style for nanoscale. Integration 2011; 44: 155-162.
[9] Reshadinezhad MR, Moaiyeri MH, Navi K. An energy-efficient full adder cell using cnfet technology. IEICE T Electron 2012; 4: 744-751.
[10] Moayeri MH, Faghih Mirzaee M, Navi K, Momeni A. Design and analysis of high-performance CNFET-based full adder. Int J Electron 2012; 99: 113-130.
[11] Ghadiry MH, Abd Manaf A, Ahmadi MT, Sadeghi H, Senejani N. Design and analysis of a new carbon nanotube full adder cell. J Nanomater 2011; 2011: 906237.
[12] Lin JF, Hwang YT, Sheu MH, Ho C. A novel high speed and energy efficient 10 transistor Full adder design. IEEE T Circuits-I 2007; 54: 1050-1059.
[13] Deng J, Wong HSP. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its applicationPart I: Model of the intrinsic channel region. IEEE T Electron Dev 2007; 54: 3184-3194.
[14] Deng J, Wong HSP. A compact SPICE model for carbon nanotube field-effect transistors including nonidealities and its applicationPart II: Full device model and circuit performance benchmarking. IEEE T Electron Dev 2007; 54: 3195-3205.