Performance evaluation of three phase SRF-PLL and MAF-SRF-PLL
Synchronous reference frame phase locked loop (SRF-PLL) is a well established technique used for maintaining synchronism of a grid connected VSI with an electric grid. Many methods of PLL are present in the literature to achieve improved performance under nonideal grid condition. These solutions are based on SRF-PLL structure along with some modification to achieve improved performance. It is observed that faster and better performance are achieved at the expense of more computations. Moving average filter (MAF) SRF-PLL structure is one such solution that consumes less resources and gives a reasonably fast response. In this work the performance of a MAF-SRF-PLL structure is evaluated in terms of unit vector distortion and settling time under various nonideal grid conditions. Its performance is compared with that of two differently designed SRF-PLLs. This evaluation gives a clear idea about possible utilizations of these PLL structures under different possible nonideal grid conditions.
Performance evaluation of three phase SRF-PLL and MAF-SRF-PLL
Synchronous reference frame phase locked loop (SRF-PLL) is a well established technique used for maintaining synchronism of a grid connected VSI with an electric grid. Many methods of PLL are present in the literature to achieve improved performance under nonideal grid condition. These solutions are based on SRF-PLL structure along with some modification to achieve improved performance. It is observed that faster and better performance are achieved at the expense of more computations. Moving average filter (MAF) SRF-PLL structure is one such solution that consumes less resources and gives a reasonably fast response. In this work the performance of a MAF-SRF-PLL structure is evaluated in terms of unit vector distortion and settling time under various nonideal grid conditions. Its performance is compared with that of two differently designed SRF-PLLs. This evaluation gives a clear idea about possible utilizations of these PLL structures under different possible nonideal grid conditions.
___
- Therefore, it can be concluded from the above sets of experiments that a 3−Φ MAF-SRF-PLL is capable of producing good quality unit vectors at different nonideal grid conditions with a reasonably fast response time compared to standard designs of SRF-PLL.
- Table 11. Comparison of PLL performances under 1LG fault condition. System THD of unit vector cosθe sinθe − − 50 ms MAF-SRF 1.02% 0.96% 6. Conclusion
- Kaura V, Bojoi R. Operation of a phase locked loop system under distorted utility conditions. IEEE Trans Ind Appl 1997; 33: 58–63.
- Chung S K. A phase tracking system for three phase utility interface inverters. IEEE Trans Power Electron 2000; 15: 431–438.
- Nicastri A, Nagliero A. Comparison and evaluation of the PLL techniques for the design of the grid-connected inverter systems. In: IEEE Int Symp on Ind Electronics (ISIE). 2010; 3865–3870.
- Arruda L N, Silva S M, Filho B J C. PLL structures for utility connected systems. In: IEEE IAS Annu. Meeting, Sept 2001:IEEE. pp. 2655–2660.
- Timbus A, Liserre M, Teodorescu R, Blaabjerg F. Synchronization methods for three phase distributed power generation systems - an overview and evaluation. In: IEEE 2005 Power Electronics Specialist Conference; pp. 2474–2481.
- Svensson J, Synchronization methods for grid-connected voltage source converters. IEEE Proc Gener Transm Distrib 2001; 148: 229–235.
- Prasad JSS, Bhavsar T, Ghosh R, Narayanan G. Vector control of three 18 phase AC/DC front-end converter. Academy Proc in Eng Sciences, Sadhana. 2008; 33: 591–613.
- Rodriguez P, Pou J, Bergas J, Candela JI, Burgos RP, Boroyevich D. Decoupled double synchronous reference frame PLL for power converters control. IEEE Trans Power Electron 2007; 22: 584–592.
- Kulkarni A, John V. Analysis of bandwidth - unit vector distortion trade off in PLL during abnormal grid conditions. IEEE Trans Ind Electron 2013; 60: 5820–5829.
- Robles E, Ceballos S, Pou J, Martin JL, Zaragoza J, Ibanez P. Variable frequency grid-sequence detector based on a quasi-ideal low-pass filter stage and a phase-locked loop. IEEE Trans on Power Electron 2010; 25: 2552–2563.
- Neves FAS, Cavalcanti MC, De Souza HEP, Bradaschia F, Bueno EJ, Rizo M. A generalized delayed signal cancellation method for detecting fundamental-frequency positive-sequence three-phase signals. IEEE Trans Power
- Del 2010; 25: 1816–1825.
- Ghoshal A, John V. A method to improve PLL performance under abnormal grid conditions. In: Proc National Power Electronics Conference. Bangalore, India: Indian Institute of Science, 2007.
- Salamah A, Finney SJ, Williams BW. Three-phase phase-lock loop for distorted utilities. IET Electric Power Applications. 2007; 1: 937–945.
- Freijedo FD, Doval-Gandoy J, Lopez O, Cabaleiro J. Robust phase locked loops optimized for DSP implementation in power quality applications. 2008; In: Annu Conf of IEEE Ind Electronics (IECON). pp. 3052–3057.
- Lee KJ, Lee JP, Shin D, Yoo DW, Kim HJ. A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS. IEEE Trans Ind Electron 2014; 61: 292–301.
- Da Silva CH, Pereira RR, Da Silva LEB, Lambert-Torres G, Bose BK, Ahn SU. A digital PLL scheme for three-phase system using modified synchronous reference frame. IEEE Trans Ind Electron 2010; 57: 3814–3821.
- Bojoi RI, Griva G, Bostan v, Guerriero M, Farina F, Profumo F. Current control strategy for power conditioners using sinusoidal signal integrators in synchronous reference frame. IEEE Trans Power Electron 2005; 20: 1402–1412.
- Rodriguez P, Teodorescu R, Candela I, Timbus AV, Blaabjerg F. New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions. In Proc. of Power Electronics Specialist Conference 2006: pp. 1–7.
- Rodriguez P, Luna A, Candela I, Mujal R, Teodorescu R, Blaabjerg F. Multiresonant frequency locked loop for grid synchronization of power converters under distorted grid conditions. IEEE Trans on Ind Electron 2011; 58: 127–138.
- Golestan S, Ramezani M, Guerrero JM, Monfared M. Moving average filter based phase-locked loops: Performance analysis and design guidelines. IEEE Trans Power Electron 2014; 29: 2750–2763.
- Engelberg S. A Mathematical Introduction to Control Theory. 1st ed. London, UK: Imperial College Press, 2005. [22] Bollen MHJ. Understanding Power Quality Problems voltage sags and interruptions. reprint ed. Dariyaganj, New Delhi: Wiley-India, 2013.