A 1GS/s, 9-bits DAC Interleaved (2+1)-bit Then 2-bit per Cycle SAR ADC

This paper presents a high speed Successive Approximation Register Analog to Digital Converter (SAR ADC) for low-noise low-power satellite transceiver applications. The system is a (2+1) then 2-bit per cycle SAR ADC of 1GS/s sampling rate, 9-bits resolution designed in a 65nm standard CMOS technology. The system resolves 9 bits with a special switching scheme in a total of 4 cycles per sample. This is achieved by interleaving 4 Capacitive Digital to Analog Converter (C-DACs) of unit capacitance 1fF. Since the interleaving is limited to the DACs only which match well, the design does not suffer from the drawbacks of full interleaving. Hence, better power efficiency and performance metrics were obtained in comparison to regular interleaved ADCs. A special timing with an extra first bit comparator is optimized to leave proper timing margins for every step from a single 4-GHz low noise clock source which is readily available in the 8-GHz direct conversion front-end. This comparator is reused as all the other active comparators in the both interleaving phases. The proposed design achieved an effective number of bits (ENOB) of 8.2 bits at Nyquist with power consumption of 12mW, resulting in a Figure of Merit (FoM) of 38.37 fJ/conversion-step

PDF

___

1. C. Liu, S. Chang, G. Huang, Y. Lin, “A 10-bit 50-MS/s SAR ADC with a Monotonic Capacitor Switching Procedure”, IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, 2010.

2. T. V. Cao, S. Aunet, T. Ytterdal, “A 9-bit 50MS/s Asynchronous SAR ADC in 28nm CMOS”, NORCHIP 2012, Cpenhagen, 2012, pp. 1-6.

3. Q. Fan, J. Chen, “A 10-bit 400 MS/s Asynchronous SAR ADC Using Dual-DAC Architecture for Speed Enhancement,” 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, 2017, pp. 583-586.

4. A. Ashraf, S. Ashraf, N. Z. Rizvi, S. A. Dar, “Low Power Design of Asynchronous SAR ADC,” 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, 2016, pp. 4214-4219.

5. J. Zhao, N. Mei, Z. Zhang, L. Meng, “Vaq-Based Tri-level Switching Scheme for SAR ADC,” Electronics Letters, vol. 54, no. 2, pp. 66-68, 2018.

6. C. Chan, Y. Zhu, W. Zhang, S. P. U, R. P. Martins, “A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC with Background Offset Calibration,” IEEE Journal of Solid-State Circuits, vol. 53, no. 3, pp. 850-860, March 2018.

7. C. Lin, Y. Wei and T. Lee, “A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique,” in IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1508-1517, 2018.

8. W. Kim, H. Kong, Y. Roh, H. Kang, S. Hwang, D. Jo, D. Chang, M. Seo, S. Ryu, “A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC,” IEEE Journal of Solid-State Circuits, vol. 51, no. 8, pp. 1826-1839, 2016.

9. D. Stepanovic and B. Nikolic, “A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 48, no. 4, pp. 971-982, 2013.

10. G. Dai, C. Chen, S. Ma, F. Ye, J. Ren, “A 400-MS/s 8-b 2-b/cycle SAR ADC with Shared Interpolator and Alternative Comparators,” 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne VIC, 2014, pp. 2365-2368.

11. J. Song, X. Tang, N. Sun, “A 10-b 2b/cycle 300MS/s SAR ADC with a Single Differential DAC in 40nm CMOS,” 2017 IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, 2017, pp. 1-4.

12. Y. Lien, “A 4.5-mW 8-b 750-MS/s 2-b/step Asynchronous Subranged SAR ADC in 28-nm CMOS technology,” 2012 Symposium on VLSI Circuits (VLSIC), Honolulu, HI, 2012, pp. 88-89.

13. C. Chan, Y. Zhu, I. Ho, W. Zhang, S. U, R. P. Martins, “16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with Background Offset Calibration,” 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 282-283.

14. P. Tadeparthy, M. Das, “Techniques to Improve Linearity of CMOS Sample-and-hold Circuits for Achieving 100 dB Performance at 80 MSps,” 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), Phoenix-Scottsdale, AZ, USA, 2002, pp. V-V.