RLC circuit extraction with the differential evolution algorithm for conducted electromagnetic emission model of integrated circuits

This paper examines the modeling of conducted electromagnetic emissions of integrated circuits. In this study, test circuits were designed and printed circuit boards were prepared to measure the input impedance at the power supply pin of the microcontroller. After S-parameter measurements of the test circuit were performed in a frequency range of 10 MHz to 2 GHz, Z-parameters were obtained via S-parameters. Next, the impedance frequency curve of the test circuit s power supply pin, which consists of a microcontroller core, printed circuit board, conductive trace, and SMA connector global impedances, was obtained. Therefore, all the traces, printed circuit board, and SMA connector impedance effects were eliminated with the deembedding technique. After all other impedance effects were deleted with the deembedding technique, the input impedance at the power supply pin of the microcontroller was obtained and shown with impedance frequency characteristics. The passive (RLC) circuit was modeled from this curve and the results were compared to the measurements. The differential evolution algorithm was used to extract the optimal RLC passive elements. Finally, sensitivity analyses were successfully performed to ensure the accuracy of the extracted circuit.

PDF

___

[1] Lochot C, Calvet S, Dhia SB, Sicard E. REGINA test masks: research on EMC guidelines for integrated automotive circuits. Microelectron J 2004; 35: 509523.
[2] Ba¸sak ME, Kuntman A. T¨umdevrelerin Elektromanyetik Performansı i¸cin Pasif Devre Tasarımı. In: ELECO 2012 Elektrik Elektronik Bilgisayar M¨uhendisli˘gi Sempozyum; 29 November1 December 2012; Bursa, Turkey. Ankara,Turkey: ELECO. pp. 319323 (in Turkish).
[3] Dhia SB, Ramdani M, Sicard E. Electromagnetic Compatibility of Integrated Circuits. New York, NY, USA:Springer-Verlag, 2006.
[4] Slattery K, Muccioli JP, North T. Characterization of the RF emissions from a family of microprocessors using a 1 GHz TEM cell. In: IEEE 1997 International Symposium on Electromagnetic Compatibility; 1822 August 1997;Austin, TX, USA. New York, NY, USA: IEEE. pp. 203207.
[5] Steinecke T. Design-in for EMC on CMOS large scale integrated circuits. In: IEEE 2001 International Symposium on Electromagnetic Compatibility; 1317 August 2001; Montreal, Quebec, Canada. New York, NY, USA: IEEE.pp. 910915.
[6] Ichikawa K, Inagaki M, Sakurai Y. Simulation of integrated circuit immunity with LEECS model. In: IEEE 2006 International Zurich Symposium on Electromagnetic Compatibility; 27 February3 March 2006; Singapore, Singapore. New York, NY, USA: IEEE. pp. 308311.
[7] Tehrani PF, Chen Y, Fang J. Extraction of transient behavioral model of digital I/O buffers from IBIS. In: IEEE 1996 Electronic Components and Technology Conference; 2831 May 1996; Orlando, FL, USA. New York, NY,USA: IEEE. pp. 10091015.
[8] Wang Y, Han Ngee Tan HN. The development of analog SPICE behavioral model based on IBIS model. In: IEEE 1999 Ninth Great Lakes Symposium on VLSI; 46 March 1999; Ypsilanti, MI, USA. New York, NY, USA: IEEE. pp. 101104.
[9] Nakamura K, Eguchi K, Hojo S, Fukuda H. Development of processor for the I/O interface model for integrated circuit (IMIC, EIAJ ED-5302). In: DA Symposium; 2004. pp. 163168.
[10] Rius J, Peidro A, Manich S, Rodriguez R. Power and energy consumption of CMOS circuits: measurement methods and experimental results. In: Chico JJ, Macii E, editors. Integrated Circuit and Systems Design. Berlin, Germany:Springer-Verlag, 2003. pp. 8089.
[11] Vrignon B, Bendhia SB, Lamoureux E, Sicard E. Characterization and modeling of parasitic emission in deep submicron CMOS. IEEE T Electromagn C 2005; 47: 382385.
[12] Levant JL, Marot CH, Meyer M, Ramdani M. Solving ASIC decoupling with the ICEM-CE model. In: IEEE 2009 International Workshop on Electromagnetic Compatibility of Integrated Circuits; 1720 November 2009; Toulouse, France. Paris, France: IEEE.
[13] Smith LD, Anderson RE, Forehand DW, Pelc TJ, Roy T. Power distribution design methodology and capacitor selection for modern CMOS technology. IEEE Trans Adv Pack 1999; 22: 284291.
[14] Swaminathan M, Joungho K, Novak I, Libous JP. Power distribution networks for system-on-package: status and challenges. IEEE Trans Adv Pack 2004; 27: 286300.
[15] Chen HH, Neely JS. Interconnect and circuit modeling techniques for full-chip power supply noise analysis. IEEE T Compon Pack B 1998; 21: 209215.
[16] Foissac M, Schanen JL, Vollaire C. Black box EMC model for power electronics converter. In: IEEE 2009 Energy Conversion Congress and Exposition; 2024 September 2009; San Jos´e, CA, USA: IEEE. pp. 36093615.
[17] Storn R, Price K. Differential evolutiona simple and efficient heuristic for global optimization over continuous spaces. J Global Optim 1997; 11: 341359.
[18] Mayer DG, Kinghorn BP, Archer AA. Differential evolutionan easy and efficient evolutionary algorithm for model optimisation. Agr Syst 2005; 83: 315328.