Ertuğrul KARAKULAK, Reşat MUTLU, Erdem UÇAR

Reconstructive sensing circuit for complementary resistive switches-based crossbar memories

Complementary resistive switches (CRSs) are suggested as an alternative to one-cell memristor memories to decrease leakage currents. However, their sensing is more difficult and complex than one-cell memristor memories. A method has been given for sensing their state using only DC voltages in the literature. However, in this strategy, sensing one of the logic states results in the destruction of the state and the destroyed state must be written again. To the best of our knowledge, a circuit with this sensing strategy does not exist in the literature yet. In this paper, such a circuit employing this method, which is able to read the CRS cells and able to reconstruct their data if the data are destroyed, is given. A new CRS model is also constructed in this paper and used for simulations to verify the operation of the circuit. The circuit is simulated using Simulink. We expect this circuit implementation to find use in the design and testing of CRS cells.

PDF

___

[1] Kavehei O, Iqbal A, Kim YS, Eshraghian K, Al-Sarawi SF, Abbott D. The fourth element: characteristics, modelling and electromagnetic theory of the memristor. Proc. R. Soc. A 2010; 21752202.
[2] Prodromakis T, Toumazou C. A review on memristive devices and applications. In: 17th IEEE International Conference on Electronics, Circuits, and Systems; 1215 December 2010; Athens, Greece. New York, NY, USA: IEEE. pp. 934937.
[3] Ho Y, Huang GM, Li P. Dynamical properties and design analysis for nonvolatile memristor memories. IEEE T Circuits-I 2011; 58: 724736.
[4] Jo KH, Jung CM, Min KS, Kang SM. Self-adaptive write circuit for low-power and variation-tolerant memristors. IEEE T Nanotechnol 2010; 9: 675678.
[5] Qureshi MS, Yi W, Medeiros-Ribeiro G, Williams RS. AC sense technique for memristor crossbar. Electron Lett 2012; 48: 757758.
[6] Qureshi MS, Pickett M, Miao F, Strachan JP. CMOS interface circuits for reading and writing memristor crossbar array. In: IEEE International Symposium on Circuits and Systems; 1518 May 2011; Rio de Janeiro, Brazil. New York, NY, USA: IEEE. pp. 29542957.
[7] Vontobel P, Robinett W, Kuekes P, Stewart R, Straznicky J, Williams RS. Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 2009; 20: 425204.
[8] Mustafa J, Waser R. A novel reference scheme for reading passive resistive crossbar memories. IEEE T Nanotechnol 2006; 5: 687691.
[9] Linn E, Rosezin R, K¨ugeler C, Waser R. Complementary resistive switches for passive nanocrossbar memories. Nat Mater 2010; 9: 403406.
[10] Rosezin R, Linn E, K¨ugeler C, Bruchhaus R, Waser R. Crossbar logic using bipolar and complementary resistive switches. Electron Devic Lett 2011; 32: 710712.
[11] Rosezin R, Linn E, Nielen L, K¨ugeler C, Bruchhaus R, Waser R. Integrated complementary resistive switches for passive high-density nanocrossbar arrays. Electron Devic Lett 2011; 32: 191193.
[12] Tappertzhofen S, Linn E, Nielen L, Rosezin R, Lentz F, Bruchhaus R, Valov I, B¨ottger U, Waser R. Capacity based nondestructive readout for complementary resistive switches. Nanotechnology 2011; 22: 395203.
[13] Lee D, Park J, Jung S, Choi G, Lee J, Kim S, Woo J, Sidik M, Cha E, Hwang H. Operation voltage control in complementary resistive switches using heterodevice. Electron Devic Lett 2012; 33: 600602.
[14] Zidan MA, Fahmy HH, Hussain MM, Salama KN. Memristor-based memory: the sneak paths problem and solutions. Microelectr J 2012; 44: 176183.
[15] Jung CM, Choi JM, Min KS. Two-step write scheme for reducing sneak-path leakage in complementary memristor array. IEEE T Nanotechnol 2012; 11: 611618.
[16] Ebong IE, Mazumder P. Self-controlled writing and erasing in a memristor crossbar memory. IEEE T Nanotechnol 2011; 10: 14541463.
[17] Yu S, Liang J, Wu Y, Wong HP. Read/write schemes analysis for novel complementary resistive switches in passive crossbar memory arrays. Nanotechnology 2010; 21: 465202.
[18] Biolek Z, Biolek D, Biolkova V. SPICE model of memristor with nonlinear dopant drift. Radioengineering 2009; 18: 210214.
[19] Gaba S, Sheridan P, Zhou J, Choi S, Lu W. Stochastic memristive devices for computing and neuromorphic applications. Nanoscale 2013; 5: 58725878.
[20] Jo SH, Kim KH, Lu W. High-density crossbar arrays based on a Si memristive system. Nano Lett 2009; 9: 870874.
[21] Yu S, Guan X, Wong HSP. On the switching parameter variation of metal oxide RRAM; Part II: Model corroboration and device design strategy. IEEE T Electron Dev 2012; 59: 11831188.