Hinduja PUDI, Tejaswini DHALL, Tamish VERMA, Mansi JHAMB

Pipelined adders for ultralow-power wearables

For continuous real-time monitoring of personal health, wearable devices are indispensable. The constraintsof cost, power consumption, and limited device dimensions are the critical issues which need to be handled carefullywhile designing these battery-powered devices. The wearables employ high-end processors dedicated for complex signalprocessing. The core of every digital signal processor is its data path. The arithmetic units like adders constitute thecore of data path and addressing unit. This work proposes a novel low-complexity asynchronous pipelined adder. Theproposed design guarantees great savings in power and latency, which makes it a suitable candidate for low-power highspeed sophisticated wearables. The proposed design consumes a minimum power of 33.46 µW and offers a minimumpropagation delay of 0.04 ns in comparison to state-of-art adders such as ripple carry adder (RCA), carry look ahead adder(CLA), and carry select adder (CSA). Thus, an area-delay-power efficient adder design guarantees high-end performancefor wearables.

PDF

___

[1] Abbasi QH, UrRehman M, Qaraqe K, Alomainy A. Advances in Body-Centric Wireless Communication: Applications and State-of-the-Art. Stevenage, UK: IET, 2016.
[2] Daniel C, Navid N. Wireless Public Safety Networks 2: A Systematic Approach. Oxford, UK: Elsevier, 2016.
[3] Jens M, Restituto MD. Ultra Low Power Transceiver for Wireless Body Area Networks. New York, NY, USA: Springer, 2013.
[4] Yang, Zhong G. Body Sensor Networks. London, UK: Springer, 2014.
[5] Alomainy A, Bari RD, Abbasi QH, Chen Y, Mucchi L.Co-operative and Energy Efficient Body Area and Wireless Sensor Networks for Healthcare Applications. Amsterdam, the Netherlands: Academic Press Library, 2014.
[6] Chew ES, Phyu MW, Goh WL. Ultra low-power full-adder for biomedical applications. IEEE C Elec Devices; 5-27 December 2009; Xi’an, China: IEEE. pp. 115-182.
[7] Koren I. Computer Arithmetic Algorithms. 2nd ed. Natick, MA, USA: A K Peters, 2002.
[8] Parhami B. Computer arithematic - Alogorithms and Hardware Design. 2nd ed. New York, NY, USA: Oxford University Press, 2000.
[9] Ergecovac M, Lang T. Digital Arithematic. Burlington, MA, USA: Morgan Kauffman, Elsevier, 2003.
[10] Jhamb M, Gitanjali. Efficient adders for assistive devices. Engineering Science and Technology 2016; 20: 95-104.
[11] Sparso J. Asynchronous Circuit Design: A tutorial. Technical University of Denmark, 2006.
[12] Xia Z, Hariyama M, Kameyama M. Asynchronous domino logic pipeline design based on constructed critical data path. IEEE T Vlsi Syst 2015; 23: 619-630.
[13] Ahmad MM, Manjunathanachari K, Lalkishore K. Static power reduction in 32-bit ripple carry adder using dual threshold voltage assignment. International Journal of Computer Applications 2015; 4: 2278-1021.
[14] Aradhya HVR, Lakshmesha J, Muralidhara KN. Reduced Complexity Hybrid Ripple Carry Look ahead adder. International Journal of Computer Applications 2013; 70: 0975-8887.
[15] Kaur R, Grover A. Different Techniques used for Carry Select Adder-A Review. International Journal of Computer Applications 2015; 116: 0975-8887.
[16] Moreira MT, Moraes FG, Calazans NLV. Beware the Dynamic C-Element. IEEE T Vlsi Syst 2014; 22: 1644-1647.
[17] Shams M, Ebergen JC, Elmasry MI. A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element. ISLPED ’1996; Monterey, CA, USA: IEEE. pp. 93-96.