Sara HAMDY, Mostafa IBRAHIM, Mohamed OSMAN

Performance evaluation of a new efficient H.264 intraprediction scheme

The paper presents a new efficient H.264/AVC 4 × 4 intraprediction scheme. The new prediction scheme is based on the best prediction matrix mode. The main idea behind the new prediction scheme is to combine the most usable intraprediction modes, {vertical - horizontal - DC} , into a new efficient prediction mode. The new prediction scheme is implemented using VHDL and hence it uses the full advantages of inherent parallelism in the hardware. We evaluate the performance of this prediction scheme in terms of compression ratio, peak signal to noise ratio, and bit rate using seven video sequences. Moreover, we analyze the power consumption, the delay, and FPGA area utilization of the implemented H.264 encoder after utilizing the new prediction scheme. The performance measures as well as the area and power consumption are compared to other best known prediction algorithms.

PDF

___

[1] Hamzaoglu I, Tasdizen O, Sahin E. An efficient H.264 intra frame coder system. IEEE T Cons Elect 2008; 54: 1903-1911.
[2] Vimal KS, Muralidhar P, Rama Rao CB. Architecture for H.264 intra prediction fast mode decision algorithm. Int J Comput Appl 2013; 68: 1-6.
[3] Bharathi SH, Nagabhushana KR. Verilog realization of diagonal-down-left intra prediction for H.264 video encoder. Int J Eng Res Technol 2012; 1: 1-13.
[4] Fritts JE, Zhang H, Steiling FW. Fast intra-frame mode selection for H.264. In: SPIE Electronic Imaging - Image and Video Communications; January 2005; San Jose, CA, USA.
[5] Wang L, Po LM, Uddin YMS, Wong KM, Li S. A novel weighted cross prediction for H.264 intra coding. In: IEEE 2009 International Conference on Multimedia and Expo; 28 June3 July 2009; New York, NY, USA. pp. 165-168.
[6] Tajdid UA, Jafor I, Touhid UA. Fast DC mode prediction scheme for intra 4x4 block in H.264/AVC video coding standard. Int J Adv Comput Sci Appl 2012; 3: 90-94.
[7] Walter F, Bampi S. Synthesis and comparison of low-power architectures for SAD calculation. In: IEEE Second Latin American Symposium on Circuits and Systems; 2011; Bogota, Columbia. pp. 1-4.
[8] Muralidha P, Devi RV, Rao CBR, Murthy NS. An efficient architecture for H.264 intra prediction mode decision algorithm. In: Proceedings of the 10th WSEAS International Conference on Signal Processing, Robotics and Automation; 2011; Wisconsin, USA. pp. 113-116.
[9] Liang W, Dan-dan D, Juan D, Bin-bin Y, Lu Y. An efficient hardware design for HDTV H.264/AVC encoder. J Zhejiang Univ-Sc C 2011; 12: 499-506.
[10] Miko laj R, Grzegorz P. Intra prediction for the hardware H.264/AVC high profile encoder. J Signal Process Sys 2014; 76: 11-17.
[11] Palomino D, Correa G, Diniz C, Bampi S, Agostini L, Susin A. Algorithm and hardware design of a fast intra-frame mode decision module for H.264/AVC encoders. In: Proceedings of the 24th Symposium on Integrated Circuits and Systems Design; 2011. pp. 143-148.
[12] Bahri N, Werda I, Samet A, Ayed MAB, Masmoudi N. Fast intra mode decision algorithm for H264/AVC HD baseline profile encoder. Int J Comput Appl 2012; 67: 8-13.
[13] Elyousfi A, Tamtaoui A, Bouyakhf ELH. Fast mode decision algorithm for intra prediction in H.264/AVC video coding. Int J Comput Sci Netw Sec 2007; 7: 356-364.
[14] Sairam YN, Nan M, Neelu S. A novel partial prediction algorithm for fast 4x4 intra prediction mode decision in H.264/AVC. In: Proceedings of the IEEE Data Compression Conference; 2008; Snowbird, UT, USA. pp. 232-241.
[15] Lin YLS, Kao CY, Kuo HC, Chen JW. VLSI Design for Video Coding: H.264/AVC Encoding from Standard Specification to Chip. 1st ed. Berlin, Germany: Springer, 2010.
[16] Lee YL, Han KH, Sim DG, Seo J. Adaptive scanning for H.264 intra coding. ETRI J 2006; 28: 664-667.
[17] Kim DY, Kim DK, Lee YL. Adaptive scanning using pixel similarity for H.264/AVC. IEICE T Fund Electr 2007; 90A: 1112-1114.
[18] Henson A. H.264 Hardware Encoder in VHDL. Technical Report. Oxford, UK: Zexia Access Ltd, 2008.
[19] Xilinx Corp. Spartan-3E FPGA Family Data Sheet, DS312. San Jose, CA, USA: Xilinx, 2013.
[20] Olivares J, Hormigo J, Villalba J, Benavides I. Minimum sum of absolute differences implementation in a single FPGA device. In: Proceedings of the 14th International Conference on Field Programmable Logic and Application; September 2004; Leuven, Belgium. pp. 986-990.
[21] Sarwer MG, Wu QMJ. Improved intra prediction of H.264/AVC. In: Radhakrishnan S, editor. Effective Video Coding for Multimedia Applications. Rijeka, Croatia: InTech, 2011. pp. 3.1-3.18.
[22] Kong W, Li WJ, Guo M. Manhattan hashing for large-scale image retrieval. In: Proceedings of the 35th International ACM SIGIR Conference on Research and Development in Information Retrieval; 2012; Portland, OR, USA. pp. 45-54.
[23] Sara H, Mostafa EAI, Abdelhalim MB. Efficient H.264 intra prediction scheme based on best prediction matrix mode. In: Proceedings of the International Conference on Electronics, Computer and Computation; November 2013; Ankara, Turkey. pp. 367-371.
[24] Hamdy S, Ibrahim MEA, Zekry A. VHDL realization of efficient H.264 intra prediction scheme based on best prediction matrix mode. Int J Comput Appl 2013; 77: 1-7.
[25] Loukil H, Werda I, Masmoudi N, Ben Atitallah A, Kadionik P. FPGA design of an intra 16 × 16 module for H.264/AVC video encoder. SCIRP J Circuit Syst 2010; 1: 18-29.
[26] Tourapis AM, Leontaris A, Suhring K, Sullivan G. H.264/14496-10 AVC Reference Software Manual. Geneva, Switzerland: Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, 2009.
[27] Richardson IEG. H.264 and MPEG-4 Video Compression. 2nd ed. New York, NY, USA: Wiley, 2010.
[28] Jamieson P, Luk W, Wilton SJE, Constantinides GA. An energy and power consumption analysis of FPGA routing architectures. In: Proceedings of the International Conference on Field-Programmable Technology; 2009; Sydney, Australia. pp. 324-327.
[29] Xilinx Corp. Xilinx XPower Estimator User Guide, UG440. San Jose, CA, USA: Xilinx Corp., 2012.
[30] Abdelhalim MB, Habib SED. Fast hardware upper-bound power estimation for a novel FPGA-based HW/SW partitioning scheme. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI; April 2008; Montpelier, France. pp. 393-398.
[31] Sahin E, Hamzaoglu I. An efficient hardware architecture for H.264 intra prediction algorithm. In: Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools; August 2007; Lubeck, Germany. pp. 448-454.