Sajad NEJADHASAN, Narges MOAZENIAN, Ebrahim ABIRI, Mohammad Reza SALEHI

Low power and low phase noise VCO with dual current shaping for IoT applications

In this paper, two low phase noise and power consumption VCO circuits, which are suitable for Internet of things (IoT) applications, are proposed. In the first structure, in order to have more control of the current consumption, the current shaping technique is used in the PMOS and NMOS biasing circuit. In the second structure, for increasing the oscillation amplitude and reducing the phase noise, independent biasing for the NMOS section is used. In both structures, to increase the frequency tuning range (FTR), without using a capacitor bank, the varactor is used in the biasing structure. In the first structure the supply voltage, output frequency, power consumption, and phase noise are 0.8 V, 2.44 GHz, 0.37 mW, and -117.5 dBc/Hz, respectively, but in the second structure, the supply voltage, output frequency, power consumption, and phase noise are 0.8 V, 2.44 GHz, 0.62 mW, and -120 dBc/Hz, respectively. It should be noted that the two structures are designed and simulated in 65-nm CMOS technology. Finally, the results show that the figure-of-merit for the first and second structures is –190 dBc/Hz and –190.2 dBc/Hz, respectively.

PDF

___

[1] Dastanian R, Nejadhasan S. Ultra low-power DC voltage limiter for RFID application in 0.18 μ m CMOS technology. Turkish Journal of Electrical Engineering & Computer Sciences 2018; 26 (1): 66-76.
[2] Abiri E, Salehi MR, Salem S. A low phase noise and low power 3–5 GHz frequency synthesizer in 0.18 μ m CMOS technology. Microelectronics Journal 2014; 45 (6): 740-750.
[3] Razavi B. RF Microelectronics. Upper Saddle River, NJ, USA: Prentice Hall, 1998.
[4] Niranjan V, Kumar A, Jain SB. Triple well subthreshold CMOS logic using body-bias technique. In: IEEE International Conference on Signal Processing, Computing and Control; 2013. pp. 1-6.
[5] Yang X, Uchida Y, Xu K, Wang W, Yoshimasu T. A 0.3-V power supply 2.4-GHz-band class-C VCO IC with amplitude feedback loop in 65-nm CMOS. Analog Integrated Circuits and Signal Processing 2014; 81 (3): 583-591.
[6] Jang SL, Wang JJ. Low-phase noise class-C VCO with dynamic body bias. Electronics Letters 2017; 53 (13): 847-849.
[7] Deng W, Okada K, Matsuzawa A. Class-C VCO with amplitude feedback loop for robust start-up and enhanced oscillation swing. IEEE Journal of Solid-State Circuits 2013; 48 (2): 429-440.
[8] Lai WC, Jang SL, Wang JJ, Zeng GZ, Lee HC. CMOS VCO with three-path inductor. In: IEEE 6th International Symposium on Next Generation Electronics; 2017. pp. 1-4.
[9] Jang SL, Lin YC. Low-power three-path inductor class-C VCO without any dynamic bias circuit. Electronics Letters 2017; 53 (17): 1186-1188.
[10] Jafari B, Sheikhaei S. Low phase noise LC VCO with sinusoidal tail current shaping using cascode current source. AEU-International Journal of Electronics and Communications 2018; 83: 114-122.
[11] Sankararaju M, Dharmar S. Design of low power CMOS LC VCO for direct conversion transceiver. Turkish Journal of Electrical Engineering & Computer Sciences 2016; 24 (4): 3263-3273.
[12] Jang SL, Kang CC, Wang HC, Juang MH. Dual-resonance concurrent oscillator. Microelectronics Reliability 2017; 83: 208-215.
[13] Lai WC, Jang SL, Shih BS, Su YJ. Low power class-C VCO using dynamic body biasing. In: IEEE 6th International Symposium on Next Generation Electronics; 2017. pp. 1-4.
[14] Hajimiri A, Lee TH. Design issues in CMOS differential LC oscillators. IEEE Journal of Solid-State Circuits 1999; 34 (5): 717-724.
[15] Hajimiri A, Lee TH. A general theory of phase noise in electrical oscillators. IEEE Journal of Solid-State Circuits 1998; 33 (2): 179-194.
[16] Kytonaki ESA, Papananos Y. A low-voltage differentially tuned current-adjusted 5.5-GHz quadrature VCO in 65-nm CMOS technology. IEEE Transactions on Circuits and System Express Briefs 2011; 58 (5): 254-258.
[17] Wang K, Otis B, Wang Z. A 580- μ W 2.4-GHz ZigBee receiver front end with transformer coupling technique. IEEE Microwave and Wireless Components Letters 2018; 28 (2): 174-176.
[18] Jafari B, Sheikhaei S. Phase noise reduction in LC cross coupled oscillators using sinusoidal tail current shaping technique. Analog Integrated Circuits and Signal Processing 2018; 96 (1): 125-132.
[19] Shen IS, Huang TC, Jou CF. A low phase noise quadrature VCO using symmetrical tail current-shaping technique. IEEE Microwave and Wireless Components Letters 2010; 20 (7): 399-401.