Electronically tunable MOS-only current-mode high-order band-pass lters

Electronically tunable MOS-only current-mode high-order band-pass lters

This paper presents new CMOS current-mode ladder Chebyshev and elliptic band-pass lters (BPFs). The signal ow graph and the network transformation methods are used to synthesize the proposed BPFs by using Chebyshev and elliptic RLC low-pass prototypes. CMOS-based lossy and lossless integrators with grounded capacitors are used to synthesize the proposed BPFs. The proposed lters can be electronically tuned between 10 kHz and 100 MHz by adjusting the bias current from 0.02 A to 200 A. Both lters use a 1.5 V DC power supply, which leads to low dynamic power consumption. Both lters enjoy total harmonic distortion of less than 1.5% along the range of the tuning bias currents. Simulation results are included to illustrate the functionality of the proposed lters.

___

  • [1] Huelsman LP. Active and Analog Filter Design. New York, NY, USA: McGraw-Hill, 1993.
  • [2] Sedra AS, Bracket PO. Filter Theory and Design: Active and Passive. Beaverton, OR, USA: Matrix Publishers, 1978.
  • [3] Shah NA, Iqbal SZ, Parveen B. Simple rst-order multifunction lter. Indian J Pure Appl Phys 2004; 42: 787-866.
  • [4] Cao LY, Schwartz HM. Oscillation control in non-linear systems using a rst-order lter. Int J Control 2002; 75: 1504-1524.
  • [5] Horng JW, Wu CM, Herencsar N. Three-input-one-output current-mode universal biquadratic lter using one differential difference current conveyor. Indian J Pure Appl Phys 2014; 52: 556-562.
  • [6] Kacar F, Yesil A, Gurkan K. Design and experiment of VDCC-based voltage mode universal lter. Indian J Pure Appl Phys 2015; 53: 341-349.
  • [7] Ozoguz S, Toker A, Cicekoglu O. First-order allpass sections-based current-mode universal lter using ICCIIs. Electron Lett 2000; 36: 1443-1444.
  • [8] Ahmad SN, Khan MR, Moinuddin. Operational transconductance ampli er based voltage-mode universal lter. Indian J Pure Appl Phys 2005; 43: 714-719.
  • [9] Kumngern M, Suwanjan P, Dejhan K. Electronically tunable voltage-mode universal lter with single-input ve- output using simple OTAs. Int J Electron 2013; 100: 1118-1133.
  • [10] Gokcen A, Kilinc S, Cam U. Fully integrated universal biquads using operational transresistance ampli ers with MOS-C realization. Turk J Elec Eng & Comp Sci 2001; 19: 363-372.
  • [11] Jin J, Wang C. Current-mode universal lter and quadrature oscillator using CDTAs. Current-mode universal lter and quadrature oscillator using CDTAs. Turk J Elec Eng & Comp Sci 2014; 22: 276-286.
  • [12] Arslan E, Metin B, Cicekoglu O. MOSFET-only mult-function biquad lter. AEU-Int J Electron Commun 2015; 69: 1737-1740.
  • [13] Arslan E, Metin B, Kuntman H, Cicekoglu O. MOS-only second order current-mode LP/BP lter. Analog Integr Circuits Process 2013; 74: 105-109.
  • [14] Safari L, Minaei S, Metin B. A low power current controllable single-input three-output current-mode lter using MOS transistors only. AEU-Int J Electron Commun 2014; 68: 1205-1213.
  • [15] Deliyannis T, Sun Y, Fidler JK. Continuous-Time Active Filter Design. London, UK: CRC Press, 1999.
  • [16] Schaumann R, Ghausi MS, Laker KR. Design of Analog Filters: Passive, Active RC and Switched Capacitor. Englewood Cliffs, NJ, USA: Prentice Hall, 1995.
  • [17] Ananda Mohan PV. Current-Mode VLSI Analog Filters: Design and Applications. Boston, MA, USA: Birkhauser, 2003.
  • [18] Rollett JM, Nightingale C. Design and economical realisation of a hybrid RC-active lowpass lter for PCM. IEE P-Circ Dev Syst 1981; 128: 201-204.
  • [19] Allstot DJ, Brodersen RW, Gray PR. Fully-integrated high-order NMOS sampled-data ladder lters. In: IEEE International Solid-State Circuits Conference; 15{17 February 1978; San Francisco, CA, USA. New York, NY, USA: IEEE. pp. 82-83.
  • [20] Jacobs G, Allstot D, Brodersen R, Gray PR. Design techniques for MOS switched capacitor ladder lters. IEEE T Circuits Syst 1978; 25: 1014-1021.
  • [21] de Queiroz ACM, Caloba LP, Sanchez-Sinencio E. Signal ow graph OTA-C integrated Filters. In: IEEE Inter- national Symposium on Circuits and Systems; 7{9 June 1988; Espoo, Finland. New York, NY, USA: IEEE. pp. 2165-2168.
  • [22] Tan MA, Schaumann R. Simulating general parameter LC-ladder lters for monolithic realizations with only transconductance elements and grounded capacitors. IEEE T Circuits Syst 1989; 36: 299-307.
  • [23] Fiez TS, Allstot DJ. CMOS switched-current ladder lters. IEEE J Solid-State Circuit 1990; 25: 1360-1367.
  • [24] Ng AEJ, Sewell JI. Ladder decompositions for wideband SI lter applications. IEE P-Circ Dev Syst 1998; 145: 306-313.
  • [25] Martin K. Improved circuits for the realization of switched-capacitor lters. IEEE T Circuits Syst 1980; 27: 237-244.
  • [26] Lee SS, Allstot DJ. CMOS continuous-time current-mode lters for high-frequency applications. IEEE J Solid-State Circuit 1993; 28: 323-329.
  • [27] Wu J, El-Masry E. Current-mode ladder lters using multiple output current conveyers. IEE P-Circ Dev Syst 1996; 143: 218-222.
  • [28] Sun Y, Fidler JK. Structure generation and design of multiple loop feedback OTA-grounded capacitor lters. IEEE T Circuits Syst 1997; 44: 1-11.
  • [29] Chang CM, Al-Hashimi BM. Analytical synthesis of current-mode high-order OTA-C lters. IEEE T Circuits Syst 2003; 50: 1188-1192.
  • [30] Prommee P, Angkeaw K, Somdunyakanok M, Dejhan K. CMOS-based near zero-offset multiple inputs max{min circuits and its applications. Analog Integr Circuits Process 2009; 61: 93-105.