Faisal SIDDIQ, Yaseer Arafat DURRANI

Efficient power macromodeling approach for an IP-based SoC system using discrete water cycle algorithm

Low-power consumption is becoming a crucial concern that cannot be neglected in system-on-chip (SoC) designs. Low-power solutions help designers to provide a powerful methodology to analyze, estimate, and optimize today’s power concerns. Early estimation of power at a high level reduces the redesign cycle and turn-around time. Power dissipation is a function of input patterns and their characteristics. This paper describes a power estimation technique by using predefined statistical characteristics-based input patterns, which gives the average power dissipation of individual intellectual property (IP) blocks and interconnects/buses in an SoC system design. During the power estimation phase, the discrete water cycle algorithm is implemented to generate optimized input patterns. Then MonteCarlo zero-delay simulation approach is used for each individual IP block and buses at a high level. Total system power is the simple addition of average powers of IP blocks and buses. In experiments of entire IP-based SoC system with buses, our modified macromodel gives an average error of 7.91%. Accuracy of the proposed model is improved as compared to our previous model.

PDF

___

[1] Bazzaz M, Salehi M, Ejlali A. An accurate instruction-level energy estimation model and tool for embedded systems. IEEE Transactions on Instrumentation and Measurement 2013; 62: 1927-1934. doi: 10.1109/TIM.2013.2248288
[2] Durrani YA, Riesgo T. High-level power analysis for IP-based digital systems. ASP Journal of Low Power Electronics 2013; 9: 435-444. doi: 10.1166/jolpe.2013.1283
[3] Durrani YA, Riesgo T. Power macromodeling technique and its application to SoC‐based design. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields 2017; 30: e2207. doi: 10.1002/jnm.2207
[4] Durrani YA, Riesgo T, Khan MI, Mahmood T. Power analysis approach and its application to IP-based SoC design. COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering 2016; 35: 1218-1236. doi: 10.1108/COMPEL-08-2015-0283
[5] Trabelsi C, Atitallah RB, Meftali S, Dekeyser J-L, Jemai A. A model-driven approach for hybrid power estimation in embedded systems design. EURASIP Journal on Embedded Systems 2011; 2011: 569031. doi: 10.1155/2011/569031
[6] Durrani YA, Riesgo T. Efficient power analysis approach and its application to system-on-chip design. Microprocessors and Microsystems 2016; 46: 11-20. doi: 10.1016/j.micpro.2016.09.003
[7] Ahmad RW, Gani A, Hamid SHA, Shojafar M, Ahmed A IA et al. A survey on energy estimation and power modeling schemes for smartphone applications. International Journal of Communication Systems 2017; 30: e3234. doi: 10.1002/dac.3234
[8] Vellingiri G, Jayabalan R. Adaptive neuro fuzzy inference system-based power estimation method for CMOS VLSI circuits. International Journal of Electronics 2018; 105: 398-411. doi: 10.1080/00207217.2017.1357763
[9] Czajkowski TS, Brown SD. Fast toggle rate computation for FPGA circuits. In: IEEE 2008 International Conference on Field Programmable Logic and Applications; Heidelberg, Germany; 2008. pp. 65-70. doi: 10.1109/FPL.2008.4629909
[10] Zhang F, Sultania AK. Estimation of power consumed by combinatorial circuitry. U.S. Patent No. 10,302,698. 28 May 2019.
[11] Ashraf M, Ullah MO, Malik T, Waqas A, Iqbal M et al. A hybrid water cycle algorithm-least square based framework for robust estimation of harmonics. The Nucleus 2018; 55: 47-60.
[12] Haroon SS, Malik TN. Evaporation rate based water cycle algorithm for the environmental economic scheduling of hydrothermal energy systems. Journal of Renewable and Sustainable Energy 2016; 8: 044501. doi: 10.1063/1.4958995
[13] Osaba E, Del Ser J, Sadollah A, Bilbao MN, Camacho D. A discrete water cycle algorithm for solving the symmetric and asymmetric traveling salesman problem. Applied Soft Computing 2018; 71: 277-290. doi: 10.1016/j.asoc.2018.06.047
[14] Ghaffarzadeh N. Water cycle algorithm based power system stabilizer robust design for power systems. Journal of Electrical Engineering 2015; 66: 91-96. doi: 10.1515/jee-2015-0014
[15] Saifullah Y, Waqas AB, Yang GM, Zhang F, Xu F. 4-Bit optimized coding metasurface for Wideband RCS Reduction. IEEE Access 2019; 7: 122378-122386. doi: 10.1109/ACCESS.2019.2937849
[16] Ashraf MM, Malik TN. Least cost generation expansion planning in the presence of renewable energy sources using correction matrix method with indicators-based discrete water cycle algorithm. Journal of Renewable and Sustainable Energy 2019; 11: 056301. doi: 10.1063/1.5094540
[17] Schuermans S, Leupers R. Power Estimation on Electronic System Level using Linear Power Models. Switzerland: Springer, 2019.
[18] Lajolo M, Raghunathan A, Dey S, Lavagno L. Efficient power co-estimation techniques for system-on-chip design. In: IEEE 2000 Proceedings Design, Automation and Test in Europe Conference and Exhibition;(Cat. No. PR00537);Paris, France; 2000. pp. 27-34. doi: 10.1109/DATE.2000.840011
[19] Jevtic R, Carreras C. Power estimation of embedded multiplier blocks in FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2010; 18: 835-839. doi: 10.1109/TVLSI.2009.2015326
[20] Sunwoo D, Wu GY, Patil NA, Chiou D. PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In: IEEE 2010 International Conference on Field Programmable Logic and Applications; Milano, Italy; 2010. pp. 310-317. doi: 10.1109/FPL.2010.69
[21] Durrani YA, Riesgo T. Power estimation for intellectual property-based digital systems at the architectural level. Journal of King Saud University-Computer and Information Sciences 2014; 26: 287-295. doi: 10.1016/j.jksuci.2014.03.005
[22] Petrov P, Orailoglu A. Low-power instruction bus encoding for embedded processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2004; 12: 812-826. doi: 10.1109/TVLSI.2004.831468
[23] Macchiarulo L, Macii E, Poncino M. Wire placement for crosstalk energy minimization in address buses. In: IEEE 2002 Proceedings of the conference on Design, automation and test in Europe; Paris, France; 2002. pp. 158. doi: 10.1109/DATE.2002.998264
[24] Eskandar H, Sadollah A, Bahreininejad A, Hamdi M. Water cycle algorithm–A novel metaheuristic optimization method for solving constrained engineering optimization problems. Computers & Structures 2012; 110: 151-166. doi: 10.1016/j.compstruc.2012.07.010
[25] Goldberg DE. Genetic Algorithms. USA: Pearson Education India, 2006.
[26] Burch R, Najm FN, Yang P, Trick TN. A Monte Carlo approach for power estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1993; 1: 63-71. doi: 10.1109/92.219908
[27] de Micheaux PL, Tran VA. PoweR: A reproducible research tool to ease Monte Carlo power simulation studies for goodness-of-fit tests in R. Journal of Statistical Software 2016; 69: 1-42. doi: 10.18637/jss.v069.i03
[28] Rice JA. Mathematical Statistics And Data Analysis. USA: Cengage Learning, 2006.
[29] Gong L, Flegal JM. A practical sequential stopping rule for high-dimensional Markov chain Monte Carlo. Journal of Computational and Graphical Statistics 2016; 25: 684-700.