Design of a high-linear, high-precision analog multiplier, free from body effect

In this paper, a new CMOS four-quadrant analog multiplier circuit is proposed, based on a pair of dualtranslinear loops. The significant features of the circuit are its high accuracy and high linearity as well as its body effect-free operation, owing to the fact that the circuit relies on a new dual-translinear topology. In addition, harmonic distortions are precisely discussed due to their conceivable mismatches, including transconductance and threshold voltage of the transistors. HSPICE postlayout simulation results are presented to verify the validity of the theoretical analysis, where under a supply voltage of 2.8 V, the bandwidth of the proposed multiplier is 137 MHz, and the corresponding maximum linearity error remains as low as 1.12%. Moreover, the power dissipation of the proposed circuit is found to be 521 µW. The presented multiplier is expected to be useful in the design of various analog signal processing applications such as modulators and frequency doublers, as illustrated in this paper.

PDF

___

[1] Choi J, Park J, Kim W, Lim K, Laskar J. High multiplication factor capacitor multiplier for an on-chip PLL loop filter. Electron Lett 2009; 45: 239240.
[2] Shin M, Grigoryan V, Kumar P. Frequency-doubling optoelectronic oscillator for generating high-frequency microwave signals with low phase noise. Electron Lett 2007; 43: 242244.
[3] Yuce E. Design of a simple current-mode multiplier topology using a single CCCII+. IEEE T Instrum Meas 2008; 57: 631637.
[4] Liu W, Liu SI. Design of a CMOS low-power and low-voltage four-quadrant analog multiplier. Analog Integr Circ S 2010; 63: 307312.
[5] Naderi A, Khoei A, Hadidi K, Ghasemzadeh H. A new high speed and low power four-quadrant CMOS analog multiplier in current mode. Int J Electron Comm 2009; 63: 769775.
[6] Tanno K, Ishizuka O, Tang Z. Four-quadrant CMOS current-mode multiplier independent of device parameters. IEEE T Circuits Syst 2000; 47: 473477.
[7] Wu R, Xing J. MOS translinear principle based analog four-quadrant multiplier. In: IEEE 2012 International Conference on Anti-Counterfeiting, Security and Identification; 2426 August 2012; Taipei, Taiwan. New York, NY, USA: IEEE. pp. 14.
[8] Andreou A, Boahen KA. Translinear circuits in subthreshold CMOS. Analog Integr Circ S 1996; 9: 141166.
[9] Gravati M, Valle M, Ferri G, Guerrini N, Reyes L. A novel current-mode very low power analog CMOS four quadrant multiplier. In: IEEE 2005 Solid State Circuits Conference; 1216 September 2005; Grenoble, France. New York, NY, USA: IEEE. pp. 495498.
[10] Kumngern M, Kobchai D. Versatile dual-mode class-AB four-quadrant analog multiplier. Int J Signal Process 2005; 2: 214221.
[11] Alikhani A, Ahmadi A. A novel current-mode four-quadrant CMOS analog multiplier/divider. Int J Electron Comm 2012; 66: 581586.
[12] L´opez-Mart´ın A, Carlosena A. Current-mode multiplier/divider circuits based on the MOS translinear principle. Analog Integr Circ S 2001; 28: 265278.
[13] Menekay S, Tarcan R, Kuntman H. Novel high-precision current-mode circuits based on the MOS-translinear principle. Int J Electron Comm 2009; 63: 992997.
[14] Kaedi S, Farshidi E. A new low voltage four-quadrant current mode multiplier. In: IEEE 2012 20th Iranian Conference on Electrical Engineering; 1517 May 2012; Tehran, Iran. New York, NY, USA: IEEE. pp. 160164.
[15] Chaisayun I, Piangprantong S, Dejhan K. Versatile analog squarer and multiplier free from body effect. Analog Integr Circ S 2012; 71: 539547.
[16] Ibaragi E, Hyogo A, Sekine K. A CMOS analog multiplier free from mobility reduction and body effect. Analog Integr Circ S 2000; 25: 281290.
[17] Lopez-Martin A, de La Cruz Blas C, Ramirez-Angulo J, Carvajal RG. Current mode CMOS multiplier/divider circuit operating in linear/saturation regions. Analog Integr Circ S 2011; 66: 299302.
[18] Ryan, C. Applications of a four-quadrant multiplier. IEEE J Solid-St Circ 1970; 5: 4548.
[19] El-Atta MA, El-Ela A, El Said MK. Four-quadrant current multiplier and its application as a phase-detector. In: Proceedings of the 19th National Radio Science Conference; 21 March 2002; Alexandria, VA, USA. New York, NY, USA: IEEE. pp. 502508.
[20] De la Cruz-Blas C, L´opez-Mart´ın A, Carlosena A. 1.5-V MOS translinear loops with improved dynamic range and their applications to current-mode signal processing. IEEE T Circuits Syst 2003; 50: 918927.
[21] Siripruchyanun M, Jaikla W. A current-mode analog multiplier/divider based on CCCDTA. Int J Electron Comm 2008; 62: 223227.
[22] Miguel JMA, de la Cruz Blas C, Lopez-Martin A. Fully differential current-mode CMOS triode translinear multiplier. IEEE T Circuits Syst 2011; 58: 2125.