Kala BHARATHAN, Seshasayanan RAMACHANDRAN

An optimized embedded adder for digital signal processing applications

:In this paper, an embedded logic full adder (PRO-FA) circuit in transistor level is proposed that reduces logic complexity, consumes low power, and is low area. The design is implemented for 1 bit and then is further extended to 64 bits. The area obtained for 1-bit PRO-FA is 2.85 µm2 and is built using only 13 transistors. The PDP of the proposed adder is 459.4× 10−18 W s and ADP is 128.25 µm2 ps and is compared with the earlier reported designs. Furthermore, a 16-, 32-, 64-bit both linear and square-root carry select adder/subtractor (CSLAS) structure is proposed. Realistic testing in terms of power and delay is performed for the proposed logic by implementing it on 8 × 8 modified Booth, array, and Wallace tree multiplier architectures. The efficiency of the proposed circuits in DSP architecture like 4-tap FIR filter is demonstrated. Overall delay for CSLAS is reduced to 70% when compared to the conventional one. The implementations are done using the Cadence Virtuoso tool with TSMC 28 nm LP CMOS technology and are found to have power savings of up to 76%. The present proposed architectures offer significant improvement in terms of power and speed in comparison to other reported architectures.

PDF

___

[1] Aguirre-Hernandez M, Linares-Aranda M. Cmos full adders for energy efficient arithmetic applications. IEEE T VLSI Syst 2011; 19: 718-721.
[2] Jiang Y, Al-Sheraidah A, Wang Y, Sha E, Chung JG. A novel multiplexer based low power full adder. IEEE T Circuits-II 2004; 51: 345-348.
[3] Purohit S, Margala M. Investigating the impact of logic and circuit implementation on full adder performance. IEEE T VLSI Syst 2012; 20: 1327-1331.
[4] Shalem R, John E, John LK. A novel low power energy recovery full adder cell. In: IEEE 1999 Proceedings Ninth Great Lakes Symposium on VLSI; 4-6 March 1999; Michigan, USA: IEEE. pp. 380383.
[5] Hassoune I, Flandre D, OConnor I, Legat JD. ULPFA: a new efficient design of a power aware full adder. IEEE T Circuits-I 2010; 57: 2066-2074.
[6] Vesterbacka M. A 14-transistor CMOS full adder with full voltage swing nodes. In: IEEE 1999 Workshop on Signal Processing Systems; 2022 October 1999; Taipei, Taiwan: IEEE. pp. 713-722.
[7] Zhang M, Gu J, Chang CH. A novel hybrid pass logic with static CMOS output drive full adder cell. In: IEEE 2003 International Symposium on Circuits and Systems; 2528 May 2003; Bangkok, Thailand: IEEE. pp. 317-320.
[8] Rabaey JM, Chandrakasan A, Nikolic B. Digital Integrated Circuits - A Design Perspective. 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall, 2001.
[9] Ramkumar B, Harish MK. Low power and area efficient carry select adder. IEEE T VLSI Syst 2012; 20: 371-375.
[10] Parhi K. VLSI Digital Signal Processing Systems - Design and Implementation. New York, NY, USA: John Wiley & Sons, 1999.