A novel hardware-efficient spatial orientation tree-based image compression algorithm and its field programmable gate array implementation

Set partitioning in hierarchical trees (SPIHT) has become a popular research topic for more than a decadenow. This is because it is simple, besides having compression efficiency close to the state-of-the-art JPEG2000 standard.The main drawback of SPIHT is that it uses three lists to store addresses of coefficients during its operation. These listsare dynamic and in worst cases need to store more number of addresses than total coefficients. In this work, a novelhardware-efficient spatial orientation tree-based algorithm is proposed and its hardware implementation is carried out.The wavelet transformed image is partitioned into 2 × 2 blocks. Each node of spatial orientation tree (SOT) represent ablock of coefficients, rather than a single coefficient. Two small state-tables are used in this algorithm to store the statusof each block. In addition to this, two extremely small lists are used to store the node addresses of a single SOT tree.To store the state-tables and lists for 512 × 512 image, only 0.88% of the memory needed by SPIHT is required for fivelevels of dyadic decomposition. The peak-signal-to-noise ratio (PSNR) gain of 0.1 dB to 0.3 dB at low bit rates (below 1bpp) and 0.6 dB to 1.2 dB at high bit rates (above 1.75 bpp) in comparison to SPIHT is observed for test image Lena. Afield programmable gate array (FPGA) implementation targeted for Xilinx Zynq Z-7020 is presented in the paper. Theproposed architecture saves 90% of the FPGA area used by SPIHT. The hardware efficiency of the proposed architectureis better in comparison to different existing architectures.

PDF

___

[1] JPEG2000 Image Coding System, document ISO/IEC 15444-1, 2000.
[2] Pastuszak G. A novel architecture of arithmetic coder in JPEG2000 based on parallel symbol encoding. In: International Conference on Parallel Computing in Electrical Engineering; Dresden, Germany; 2004. pp. 303-308.
[3] Shapiro JM. Embedded Image coding using zerotrees of wavelet coefficients. IEEE Transactions on Signal Processing 1991; 41(12): 3445-3462.
[4] Said A, Pearlman W. A new, fast, and efficient image codec based on set partitioning in hierarchical trees. IEEE Transactions on Circuits and Systems for Video Technology 1996; 6(3): 243-250.
[5] Pearlman WA, Islam A, Nagaraj N, Said A. Efficient, low complexity image coding with a set-partitioning embedded block coder. IEEE Transactions on Circuits and Systems for Video Technology 2004; 14(11): 1219-1235.
[6] Ritter J, Fey G, Molitor P. SPIHT implemented in a XC4000 device. In: Midwest Symposium on Circuits and Systems; Tulsa, OK, USA; 2002. pp. 239-242.
[7] Wheeler F, Pearlman W. SPIHT image compression without lists. In: IEEE International Conference on Acoustics, Speech, and Signal Processing; Istanbul, Turkey; 2000. pp. 2047-2050.
[8] Jyotheswar J, Mahapatra S. Efficient FPGA implementation of DWT and modified SPIHT for lossless image compression. Journal of Systems Architecture 2007; 53(1): 369-378.
[9] Su CY, Wu BF. A low memory zerotree coding for arbitrarily shaped objects. IEEE Transactions on Image Processing 2003; 12(3): 271-282.
[10] Pan H, Siu WC, Law NF. A fast and low memory image coding algorithm based on lifting wavelet transform and modified SPIHT. Signal Processing: Image Communication 2008; 23(1): 146-161.
[11] Moinuddin AA, Khan E, Ghanbari M. Efficient algorithm for very low bit rate embedded image coding. IET Image Process 2008; 2(2): 59-71.
[12] Senapati RK, Pati UC, Mahapatra KK. Listless block-tree set partitioning algorithm for very low bit rate embedded image compression. International Journal of Electronics and Communications 2012; 66(12): 985-995.
[13] Chew LW, Ang LM, Seng KP. New virtual SPIHT tree structures for very low memory strip-based image compression. IEEE Signal Processing Letters 2008; 15(1): 389-392.
[14] Chew LW, Chia WC, Ang L, Seng KP. Very low-memory wavelet compression architecture using strip-based processing for implementation in wireless sensor networks. EURASIP Journal on Embedded Systems 2009; (12): 1:16.
[15] ZainEldin H, Elhosseini MA, Ali HA. A modified listless strip based SPIHT for wireless multimedia sensor networks. Computers and Electrical Engineering 2016; 56(11): 519-532.
[16] Li Q, Chen D, Jiang W, Liu B, Gong J. Generalization of SPIHT: set partition coding system. IEEE Transactions on Image Processing 2016; 25(2): 713-725.
[17] Corsonello P, Perri S, Staino G, Lanuzza M, Cocorullo G. Low bit rate image compression core for onboard space applications. IEEE Transactions on Circuits and Systems for Video Technology 2006; 16(1): 114-128.
[18] Cheng CC, Tseng PC, Chen LG. Multimode embedded compression codec engine for power-aware video coding system. IEEE Transactions on Circuits and Systems for Video Technology 2009; 19(2): 141-150.
[19] Fry TW, Hauck SA. SPIHT image compression on FPGAs. IEEE Transactions on Circuits and Systems for Video Technology 2005; 15(9): 1138-1147.
[20] Jin Y, Lee HJ. A block-based pass-parallel SPIHT algorithm. IEEE Transactions on Circuits and Systems for Video Technology 2012; 22(7): 1064-1075.
[21] Kim S, Lee D, Kim JS, Lee HJ. A high-throughput hardware design of a one-dimensional SPIHT algorithm. IEEE Transactions on Multimedia 2016; 18(3): 392-404.
[22] Kim S, Lee D, Kim H, Truong NX, Kim JS. An enhanced one-dimensional SPIHT algorithm and its implementation for TV systems. Displays 2015; 40(12): 68-77.
[23] Nguyen XT, Lee H, Kim H. A low-cost hardware design of a 1-D SPIHT algorithm for video display systems. IEEE Transactions on Consumer Electronics 2018; 64(1): 44-52.
[24] Hsieh J, Shih M, Huang X. Algorithm and VLSI architecture design of low-power SPIHT decoder for mHealth applications. IEEE Transactions on Biomedical Circuits and Systems 2018; 12(6): 1450-1457.
[25] Artyomov E, Rivenson Y, Levi G, Pecht OY. Morton (Z) scan based real-time variable resolution CMOS image sensor. IEEE Transactions on Circuits and Systems for Video Technology 2005; 15(7): 947-952.
[26] Liang J, Tu C, and Tran TD. Optimal block boundary pre/post-filtering for wavelet-based image and video compression. IEEE Transactions on Image Processing 2005; 14(12): 2151-2158.
[27] Lone MR, Hakim N. A novel arrangement for efficiently handling image border in FPGA filter implementation. In: 3rd International Conference on Signal Processing and Integrated Networks; Noida, India; 2016. pp. 163-168.