Munir ABSI AL, Karama TAMIMI AL

A new CMOS logarithmic current generator

A new CMOS current-mode controllable low-voltage and low-power logarithmic function circuit is proposed. The circuit provides good dynamic range, controllable output, and reasonable accuracy and it is insensitive to temperature variations. The circuit operates with ±0.5 V supply, consumes 0.3 µW, and has a 3 dB frequency of 2.4 MHz. The functionality of the proposed design is confirmed using Tanner T-spice with 0.35 µm CMOS process.

PDF

___

[1] Ghanaatian-Jahromi A, Abrishamifar A, Medi A. A novel voltage-to-voltage logarithmic converter with high accuracy. Journal of Selected Areas in Microelectronics 2011; 1: 1-5.
[2] Huang C, Chakrabartty S. Current-input current-output CMOS logarithmic amplifier based on translinear Ohms law. Electronics Letters 2011; 47: 433-434.
[3] Karimi Y, Abrishamifar A. A low power configurable analogue block. In: The 19th Iranian Conference on Electrical Engineering; 1719 May 2011; Tehran, Iran: IEEE. pp. 1-5.
[4] Abouchi N, Gallorini R. Exponential and logarithmic functions using standard CMOS 0.8 µm technology. Analog Integrated Circuits and Signal Processing 2001; 27: 73-83.
[5] Abuelmaatti M, Faris O. A current-mode logarithmic function circuit. Active and Passive Electronic Components 2004; 27: 183-187.
[6] Holdenried C, Haslett JW, McRory JG. A DC-4-GHz true logarithmic amplifier theory and implementation. IEEE J Solid-St Circ 2002; 37: 1290-1299.
[7] Bergouignan F, Abouchi N, Grisel R, Caille G, Caranana J. Designs of a logarithmic and exponential amplifiers using current conveyors. In: The Third IEEE International Conference on Electronics Circuits and Systems; 1316 Oct 1996; Rhodes, Greece. IEEE: pp. 61-64.
[8] Gu M, Chakrabartty S. Design of a programmable gain temperature compensated current-input current-output CMOS logarithmic amplifier. IEEE T BioCAS; 2014; 8: 423-431.
[9] Fried R, Enz C. Simple and accurate voltage adder/subtractor. Electronics Letters 1997; 33: 944-945.
[10] Vittoz E. Micropower Techniques. In: Francesca JE, Tsividis YP, editors. Design of MOS VLSI Circuits for Telecommunications. Englewood Cliffs, NJ, USA: Prentice Hall, 1994. pp. 53-96.