New approach FPGA-based implementation of discontinuous SVPWM}

The discontinuous space vector pulse-width modulation (DSVPWM) is a well-known technique offering lower switching losses than continuous SVPWM. At the same, average switching frequency, or a switching frequency 1.5 times higher than utilized in continuous SVPWM, the discontinuous SVPWM results in lower current harmonic distortions than that obtained in continuous SVPWM at high modulation indices. This paper is concerned with the design and realization of new FPGA approach based a 5-segment discontinuous SVPWM operated at 40 kHz switching frequency. It will be shown that the implementation of the discontinuous SVPWM utilized in FPGA, to execute some complex tasks, is simplified through this new straightforward approach. For example, the judging of sectors, the computation of on-duration or firing pulses to control the switching of power switching devices can be executed much simpler with the proposed arithmetic logics or digital calculation in FPGA. In this way, the sampling frequency and hence switching frequency be increased. The SVPWM scheme has been implemented successfully based on APEX20KE Altera FPGA considering hardware resource saving. The validity of the proposed scheme has been tested experimentally to drive a 1.5 kW induction machine with low current harmonic distortions.

New approach FPGA-based implementation of discontinuous SVPWM}

The discontinuous space vector pulse-width modulation (DSVPWM) is a well-known technique offering lower switching losses than continuous SVPWM. At the same, average switching frequency, or a switching frequency 1.5 times higher than utilized in continuous SVPWM, the discontinuous SVPWM results in lower current harmonic distortions than that obtained in continuous SVPWM at high modulation indices. This paper is concerned with the design and realization of new FPGA approach based a 5-segment discontinuous SVPWM operated at 40 kHz switching frequency. It will be shown that the implementation of the discontinuous SVPWM utilized in FPGA, to execute some complex tasks, is simplified through this new straightforward approach. For example, the judging of sectors, the computation of on-duration or firing pulses to control the switching of power switching devices can be executed much simpler with the proposed arithmetic logics or digital calculation in FPGA. In this way, the sampling frequency and hence switching frequency be increased. The SVPWM scheme has been implemented successfully based on APEX20KE Altera FPGA considering hardware resource saving. The validity of the proposed scheme has been tested experimentally to drive a 1.5 kW induction machine with low current harmonic distortions.

___

  • H. W. van der Broeck, H. C. Skudelny, and G. V. Stanke, “Analysis and realization of a pulsewidth modulator based on voltage space vectors,” Industry Applications, IEEE Transactions on, vol. 24, pp. 142-150, 1988.
  • C. S. Moreira, R. C. S. Freire, E. U. K. Melcher, G. S. Deep, S. Y. C. Catunda, and R. N. C. Alves, “FPGA-based SVPWM trigger generator for a 3φ voltage source inverter,” in Instrumentation and Measurement Technology Conference, 2000. IMTC 2000. Proceedings of the 17th IEEE, 2000, pp. 174-178 vol.1.
  • B. K. Bose, Modern Power Electronics and AC Drives. New Jersey: Prentice-Hall PTR, 2002.
  • A. M. Trzynadlowski, R. L. Kirlin, and S. Legowski, “Space vector PWM technique with minimum switching losses and a variable pulse rate,” in Industrial Electronics, Control, and Instrumentation, 1993. Proceedings of the IECON ’93., International Conference on, 1993, pp. 689-694 vol.2.
  • T. Ying-Yu and H. Hau-Jean, “FPGA realization of space-vector PWM control IC for three-phase PWM inverters,” Power Electronics, IEEE Transactions on, vol. 12, pp. 953-963, 1997.
  • Z. Zhaoyong, L. Tiecai, T. Takahashi, and E. Ho, “Design of a universal space vector PWM controller based on FPGA,” in Applied Power Electronics Conference and Exposition, 2004. APEC ’04. Nineteenth Annual IEEE, 2004, pp. 1698-1702 Vol.3.
  • S. Jiang, J. Liang, Y. Liu, K. Yamazaki, and M. Fujishima, “Modeling and cosimulation of FPGA-based SVPWM control for PMSM,” in Industrial Electronics Society, 2005. IECON 2005. 31st Annual Conference of IEEE, 2005, p. 6 pp.
  • Y. Guijie, Z. Pinzhi, and Z. Zhaoyong, “The Design of SVPWM IP Core Based on FPGA,” in Embedded Software and Systems Symposia, 2008. ICESS Symposia ’08. International Conference on, 2008, pp. 191-196.
  • Z. Keliang and W. Danwei, “Relationship between space-vector modulation and three-phase carrier-based PWM: a comprehensive analysis [three-phase inverters],” Industrial Electronics, IEEE Transactions on, vol. 49, pp. 186-196, 2002.
  • K. S. Gowri, T. B. Redd, and C. S. Babu, “Novel Space Vector Based Generalized Discontinuous PWM Algorithm for Induction Motor Drives,” ARPN Journal of Engineering and Applied Sciences, vol. 4 no.1, February 2009.
  • W.-F. Zhang and Y.-H. Yu, “Comparison of Thre SVPWM Strategis,” Journal of Electronic Science and Technology of China, vol. 5 no.3, pp. 283-287, September 2007.
  • Z. Yu, “Space-Vector PWM With TMS320C24x/F24x Using Hardware and Software Determined Swithing Pat- terns,” Texas Instruments Application Report SPRA524, March 1999.
  • C. Bharatiraja, T. B. Prasad, and R. Latha, “Comparative Realization of Different SVPWM Schemes in Linear Modulation Using FPGA,” in IEEE Region 8 Sibircon, 2008, pp. 164-168.
  • Z. Zhi-pu, “Design and Realization of Space Vector PWM Based on SG,” Drive and Control, vol. 7, pp. 29-32, 2005. [15] F. Yu, X. Yan, and H. Yuwen, “A fast algorithm for SVPWM in three phase power factor correction application,” in Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual, 2004, pp. 976-979 Vol.2.
  • S. Xing and K.-Y. Zhao, “Research on A Novel SVPWM Algorithm,” in Industrial Electronics and Applications, 2007. ICIEA 2007. 2nd IEEE Conference on, 2007, pp. 1869-1872.
  • S. Zeliang, T. Jian, G. Yuhua, and L. Jisan, “An Efficient SVPWM Algorithm With Low Computational Overhead for Three-Phase Inverters,” Power Electronics, IEEE Transactions on, vol. 22, pp. 1797-1805, 2007.