Low Power-High Gain Bulk-Driven 3 Stages CMOS Miller OTA in 130nm Technology

The requirement of low-power analog circuits has been raised in recent years due to the strict limitation of power consumption in modern applications. Therefore, the trend in analog circuit design has been changed such that they are able to meet the required specifications with lower power dissipation. Design of low power operational transconductance amplifiers, which are the main building blocks in many analog applications, has been more pronounced to keep the power dissipation below certain levels. In this concern, this study presents a low power, highperforming bulk-driven 3 stages CMOS OTA in a 130 nm standard CMOS technology. The proposed circuit leverages the bulk-driven architecture at the input stage; thus it can operate under sub 1-V. The design process of the proposed OTA is explained in detail and the results are validated via post-layout simulations. The proposed OTA is powered by ±0.45 V symmetric voltage sources, where the power consumption is around 27 μW. The area overhead is only 0.0017 μm2. The open-loop gain, unity gain frequency, and the phase margin are 73.24 dB, 5.167 MHz, and 78o , respectively. To demonstrate the performance of the proposed circuit, a comparison is made with other circuits published in the last five years considering the well-known figures of merit (FOMs). Comparison results indicate that the proposed solution outperforms the other circuits for small-signal operation while it is the runner-up for large-signal operation.Keywords: Analog, CMOS, bulk-driven, low power, OTA, 130nm.

PDF

___

[1] B. H. Calhoun, D. C. Daly, N. Verma, D. F. Finchelstein, D. D. Wentzloff, A. Wang, S. H. Cho, and A. P. Chandrakasan, “Design considerations for ultra-low energy wireless microsensor nodes”, IEEE Transactions on Computers, vol. 54, no. 6, pp. 727-740, 2005.
[2] A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, “A 0.5 V 1.1 MS/sec 6.3 fJ/conversion-step SAR ADC with trilevel comparator in 40 nm CMOS”, IEEE Journal of Solid-State Circuits, vol. 47, no.4, pp. 1022-1030, 2012.
[3] Y. K. Ramadass and A. P. Chandrakasan, “Minimum energy tracking loop with embedded DC–DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS”, IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 256-265, 2008.
[4] B. G. Perumana, R. Mukhopadhyay, S. Chakraborty, C. H. Lee, and J. Laskar, “A low-power fully monolithic subthreshold CMOS receiver with integrated LO generation for 2.4 GHz wireless PAN applications”, IEEE Journal of Solid-State Circuits, vol. 43, no. 10, pp. 2229-2238, 2008.
[5] E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba, and R. G. Carvajal, “0.7-V three-stage class-AB CMOS operational transconductance amplifier”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 11, pp. 1807-1815, 2016.
[6] A. D. Grasso, S. Pennisi, G. Scotti, and A. Trifiletti, “0.9-V class-AB Miller OTA in 0.35um CMOS with thresholdlowered non-tailed differential pair”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 7, pp. 1740-1747, 2017.
[7] A. Ballo, A. D. Grasso, and S. Pennisi, “CMOS Differential Stage with Improved DC Gain, CMRR and PSRR Performance”, In 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 154-157, Nov 27 2019.
[8] E. Afacan, “Inversion coefficient optimization based Analog/RF circuit design automation”, Microelectronics Journal, vol. 83, no. 1, pp. 86-93, 2019.
[9] C. Enz, M. A. Chalkiadaki, and A. Mangla, “Low-power analog/RF circuit design based on the inversion coefficient”, In 41st European Solid-State Circuits Conference (ESSCIRC), pp. 202- 208, Sep 14 2015.
[10] C. Yadav and S. Prasad, “Low voltage low power sub-threshold operational amplifier in 180nm CMOS”, In 3rd
International Conference on Sensing, Signal Processing and Security (ICSSS): 35-38, May 4, 2017.
[11] A. N. Ragheb and H. Kim, “Ultra-low power OTA based on bias recycling and subthreshold operation with phase margin enhancement”, Microelectronics Journal, vol. 60, no. 1 pp. 94-101, 2017.
[12] M. A. Eldeeb, Y. H. Ghallab, Y. Ismail, and H. Elghitani, “Low-voltage subthreshold CMOS current mode circuits: design and applications”, AEUInternational Journal of Electronics and Communications, vol. 82, no.1, pp. 251- 64, 2017.
[13] A. J. Kumar, K. L. Krishna, K. A. Viswateja, K. Gopi, S. M. Rao, and B. Mamatha, “A high gain low power operational amplifier using class AB output Stage”. In 3rd International Conference on Computing Methodologies and Communication (ICCMC), pp. 409-413, Mar 27 2019.
[14] R. Póvoa, R. Arya, A. Canelas, F. Passos, R. Martins, N. Lourenço, and N. Horta, “Sub-μW Tow-Thomas based biquad filter with improved gain for biomedical applications”, Microelectronics Journal, vol. 95, no.1, p. 104675, 2020.
[15] S.J. Choe, J. S. Lee, S. S. Park, and S. D. Yu, “Ultra-Low-Power Class-AB BulkDriven OTA with Enhanced Transconductance”, IEICE Transactions on Electronics, vol. 102, no. 5, pp. 420- 430, 2019.
[16] T. Kulej, “0.5-V bulk-driven CMOS operational amplifier”, IET Circuits, Devices & Systems, vol. 7, no. 6, pp. 352-360, 2013.
[17] L. Zuo and S. K. Islam, “Low-voltage bulk-driven operational amplifier with improved transconductance”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 8, pp. 2084- 2091, 2013.
[18] S. M. Chaudhry, U. M. Minhas, and F. Abbas, “A high gain bulk driven OTA for Wireless Body Area Networks”, National Academy Science Letters, vol. 41, no. 1, pp. 41-55, 2018.
[19] M. Akbari and O. Hashemipour, “A 0.6- V, 0.4-μW bulk-driven operational amplifier with rail-to-rail input/output swing”, Analog Integrated Circuits and Signal Processing, vol. 86, no. 2, pp. 341-351, 2016.
[20] M. Kumngern, F. Khateb, and T. Kulej, “0.5 V bulk-driven CMOS fully differential current feedbackoperational amplifier”, IET Circuits, Devices & Systems, vol. 13, no. 3, pp. 314-320, 2018.
[21] T. Sharan and V. Bhadauria, “Fully differential, bulk-driven, class AB, subthreshold OTA withenhanced slew rates and gain”, Journal of Circuits, Systems and Computers, vol. 26, no. 1, p. 1750001, 2017.
[22] M. Kumngern, F. Khateb, and T. Kulej, “0.5 V bulk-driven CMOS fully differential current feedback operational amplifier”. IET Circuits, Devices & Systems, vol. 13, no. 3, pp. 314-320, 2018.
[23] H. Veldandi and R. A. Shaik, “Lowvoltage PVT-insensitive bulk-driven OTA with enhanced DC gain in 65-nm CMOS process”, AEU-International Journal of Electronics and Communications, vol. 90, no. 1, pp. 88- 96, 2018.
[24] O. Abdelfattah, G. W. Roberts, I. Shih, and Y. C. Shih, “An ultra-low-voltage CMOS process-insensitive self-biased OTA with rail-to-rail input range”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 10, pp. 2380- 2390, 2015.
[25] T. Kulej and F. Khateb, “Design and implementation of sub 0.5‐V OTAs in 0.18‐μm CMOS”, International Journal of Circuit Theory and Applications, vol. 46, no. 6, pp. 1129-43, 2018.
[26] B. Wen, Q. Zhang, and X. Zhao, “A twostage CMOS OTA with enhanced transconductance and DC gain”, Analog Integrated Circuits and Signal Processing, vol. 15, no. 98, pp. 257-64, 2019.
[27] D. Cellucci, F. Centurelli, V. Di Stefano, P. Monsurrò, S. Pennisi, et al, “A. 0.6‐V CMOS cascode OTA with complementary gate‐driven gain‐boosting and forward body bias”, International Journal of Circuit Theory and Applications, vol. 48, no. 1, pp. 15–27, 2020.