Sattı VEERA VENKATA SATYANARAYANA, Sridevi SRIADIBHATLA

21189

Design of TCAM Architecture for Low Power and High Performance Applications

Design of TCAM Architecture for Low Power and High Performance Applications

Content Addressable Memory (CAM) is a special memory used in search engines for numerousapplications, especially in network routers for packet forwarding. The CAM operation beginswith pre-charging followed by evaluating the match-lines (MLs) for searching the data in thestored memory. CAM stores unique words in their array of cells such that only one word ismatched for a given search word. ML associated with matched word retains its state and theremaining MLs drain their charge. Ternary content addressable memory (TCAM) is a fast lookuphardware device used for high-speed packet forwarding. However, significant powerconsumption and high cost limits its versatility and popularity. In this paper, a design has beenmade for TCAM architecture with pre-charge controller. The pre-charge controller helps inpredicting the mismatched MLs during pre-charge phase. This prediction happens at an earlystage and helps in terminating the pre-charging of the line. This assures the design of TCAMwhich consumes low power and also improves the performance. The proposed early predict 8× 8 TCAM architecture simulations were performed in 45nm technology node using CadenceVirtuoso. The proposed TCAM design exhibits 16.6% reduction in power, 24.7% decrement indelay and 37.1% minimization in energy metric than basic TCAM NOR.
PDF

___

  • Mohammad, K., Qaroush, A., Washha, M. and Mohammad, B., “Low-power content addressable memory (CAM) array for mobile devices”, Microelectronics Journal, 67: 10-18, (2017)..
  • Maurya, S.K. and Clark, L.T., “A dynamic longest prefix matching content addressable memory for IP routing”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(6): 963-972, (2011).
  • Lines, V., Ahmed, A., Ma, P., Ma, S., McKenzie, R., Kim, H. S. and Mar, C., “66 MHz 2.3 M ternary dynamic content addressable memory”, In Memory Technology, Design and Testing, USA, 101-105, (2000).
  • Shin, Y.C., Sridhar, R., Demjanenko, V., Palumbo, P.W. and Srihari, S.N., “A special-purpose content addressable memory chip for real-time image processing”, IEEE Journal of Solid-State Circuits, 27(5): 737-744, (1992).
  • Bremler-Barr, A. and Hendler, D., “Space-efficient TCAM-based classification using gray coding”, IEEE Transactions on Computers, 61(1): 18-30, (2012).
  • Pagiamtzis, K. and Sheikholeslami, A., “Content-addressable memory (CAM) circuits and architectures: A tutorial and survey”, IEEE Journal of Solid-State Circuits, 4(3): 712-727, (2006).
  • Schultz, K.J., “Content-addressable memory core cells A survey”, Integration, the VLSI journal, 23(2): 171-188, (1997).
  • M Ruan, S.J., Wu, C.Y. and Hsieh, J.Y., “Low power design of precomputation-based contentaddressable memory”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(3): 331-335, (2008).
  • Chang, Y.J. and Liao, Y.H., “Hybrid-type CAM design for both power and performance efficiency”, IEEE transactions on very large scale integration (VLSI) systems, 16(8): 965-974, (2008).
  • Chang, Y.J. and Wu, T.C., “Master–Slave Match Line design for low-power content-addressable memory”, IEEE transactions on very large scale integration (VLSI) systems, 23(9): 1740-1749, (2015).
  • Kittur, H.M., “Content Addressable Memory—Early Predict and Terminate Precharge of MatchLine”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(1): 385-387, (2017).
  • Jothi, D. and Sivakumar, R., “Design and Analysis of Power Efficient Binary Content Addressable Memory (PEBCAM) Core Cells”, Circuits, Systems, and Signal Processing, 37(4): 1422-1451, (2018).
  • Chang, Y.J., Tsai, K.L. and Tsai, H.J., “Low leakage TCAM for IP lookup using two-side self gating”, IEEE Transactions on Circuits and Systems, 60(6): 1478-1486, (2013).
  • Zackriya, M.V. and Kittur, H.M., “Low Energy Metric Content Addressable Memory (CAM) with Multi Voltage Matchline Segments”, Journal of Circuits, Systems and Computers, 25(02): 1650002, (2016).
  • Zackriya, M.V. and Kittur, H. M., “Selective match-line energizer content addressable memory (SMLE-CAM)”, (2014).
  • Kayal, D., Dandapat, A. and Sarkar, C. K., “Design of a high performance memory using a novel architecture of double bit CAM and SRAM”, International Journal of Electronics, 99(12): 1691-1702, (2012).
  • Sanapala, K. and Sakthivel, R., “Two Novel Subthreshold Logic Families for Area and Ultra LowEnergy Efficient Applications: DTGDI & SBBGDI”, Gazi University Journal of Science, 30(4): 283- 294, (2017).
  • Kittur, H.M., “Precharge-Free, Low-Power Content-Addressable Memory”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(8): 2614-2621, (2016).
  • Mahendra, T.V., Mishra, S. and Dandapat, A., “Self-Controlled High-Performance Precharge-Free Content-Addressable Memory”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(8): (2017).
  • Arulvani, M. and Ismail, M.M., “Low power FinFET content addressable memory design for 5G communication networks”, Computers & Electrical Engineering, (2018).
Gazi University Journal of Science-Cover
  • Yayın Aralığı: 4
  • Başlangıç: 1988
  • Yayıncı: Gazi Üniversitesi, Fen Bilimleri Enstitüsü
Arşiv
Sayıdaki Diğer Makaleler

Suleyman Sungur TEZCAN, Mustafa Sezai DINCER, Hıdır DUZKAYA

Nıl ORBEYI

Srivaishnava Vasudeva VISHNUVARDHANA, Venkatesh VENKATESHA, Aysel TURGUT VANLI

Waqas ARSHAD, Zawar HUSSAIN

On Generalized Additive Scrambled Response Modeling in Sensitive Surveys

Waqas ARSHAD, Zawar HUSSAIN

Volkan YANMAZ, Ali DISLI, Serkan YAVUZ, Hatice OGUTCU, Gulay DILEK

Design of TCAM Architecture for Low Power and High Performance Applications

Sattı VEERA VENKATA SATYANARAYANA, Sridevi SRIADIBHATLA

Alaaddin GUNDES, Musa GOGEBAKAN

Nihal BEKTAS, Mesut OZDEN, Mesut TEKBAS, Yasemin CALISKAN

Pelin SARICIOGLU, Tayfun YILDIRIM