Optimized designs of reversible arithmetic logic unit

Reversible logic has emerged as a promising paradigm in various domains, such as low power VLSI design, quantum cellular automata, and nanotechnology-based systems. The arithmetic logic unit (ALU) is one of the main components of any central processing unit. In this paper we propose two new reversible ALUs using elementary quantum gates, with more functions compared to the existing designs. The results show that the proposed designs are better than the existing counterparts in terms of cost-metrics and the number of functions generated. The proposed reversible ALUs can be used in the implementation of quantum computers. All the designs are with nanometric scales.

PDF

___

[1] Nielson MA, Chuang IL. Quantum Computation and Quantum Information. Cambridge, UK: Cambridge University Press, 2000.
[2] Haghparast M, Navi K. A novel fault tolerant reversible gate for nanotechnology based systems. American Journal of Applied Sciences 2008; 5: 519-523.
[3] Haghparast M, Jassbi SJ, Navi K, Hashemipour O. Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Applied Sciences Journal 2008; 3: 974-978.
[4] Haghparast M, Mohammadi M, Navi K, Eshghi M. Optimized reversible multiplier circuit. J Circuit Syst Comp 2009; 18: 311-323.
[5] Landauer R. Irreversibility and heat generation in the computing process. IBM J Res Develop 19961; 5: 183-191.
[6] Bennett C. Logical reversibility of computation. IBM J Res Develop 1973; 17: 525-532.
[7] Haghparast M, Navi K. Design of a novel fault tolerant reversible full adder for nanotechnology based systems. World Applied Sciences Journal 2008; 3: 114-118.
[8] Mohammadi M, Haghparast M, Eshghi M, Navi K. Minimization and optimization of reversible BCD-full adder/subtractor using genetic algorithm and don't care concept. International Journal of Quantum Information Processing 2009; 7: 969-989.
[9] Safari P, Haghparast M, Azari A. A design of fault tolerant reversible arithmetic logic unit. Life Science Journal 2012; 9: 643-646.
[10] Babazadeh S, Haghparast M. Design of a nanometric fault tolerant reversible multiplier circuit. Journal of Basic and Applied Scienti c Research 2012; 2: 1355-1361.
[11] Thomsen MK, Gluck R, Axelsen HB. Reversible arithmetic logic unit for quantum arithmetic. J Phys A-Math Theor 2010; 43: 382002.
[12] Thapliyal H, Srinivas MB. Novel reversible TSG gate and its application for designing components of primitive re- versible/quantum ALU. In: Fifth International Conference on Information, Communications and Signal Processing; December 2005; Bangkok, Thailand. New York, NY, USA: IEEE. pp. 1425-1429.
[13] Morrison M, Ranganathan N. Design of a reversible ALU based on novel programmable reversible logic gate structures. In: 2011 IEEE Computer Society Annual Symposium on VLSI; 4{6 July 2011; Chennai, India. New York, NY, USA: IEEE. pp. 126-131.
[14] Dixit A, Kapse V. Arithmetic & logic unit (ALU) design using reversible control unit. International Journal of Engineering and Innovative Technology 2012; 6: 55-60.
[15] Syamala Y, Tilak AVN. Reversible arithmetic logic unit. In: 3rd International Conference on Electronics Computer Technology; 8{10 April 2011; Kanyakumari, India. New York, NY, USA: IEEE. pp. 1-4.
[16] Morrison M, Lewandowski M, Meana R, Ranganathan R. Design of a novel reversible ALU using an enhanced carry look ahead adder. In: 11th IEEE International Conferences on Nanotechnology; 15{18 August 2011; Portland OR, USA. New York, NY, USA: IEEE. pp. 1436-1440.
[17] Guan ZH, Li W, Ding W, Hang Y, Ni L. An arithmetic logic unit design based on reversible logic gates. In: IEEE Paci c Rim Conference on Communications, Computers and Signal Processing; 23{26 August 2011; Victoria, BC, Canada. New York, NY, USA: IEEE. pp. 925-931.
[18] Shefali MM, Biswajit D, Anurima R. An optimized realization of ALU for 12 operations by using a control unit of reversible gates. International Journal of Advanced Research in Computer Science and Software Engineering 2014; 4: 496-502.
[19] Kaye PH, La amme RA, Mosca M. An Introduction to Quantum Computing. New York, NY, USA: IEEE, 2007.
[20] Wille R, Drechsler R. Towards a Design Flow for Reversible Logic. New York, NY, USA: Springer Science & Business Media, 2010.
[21] Wille R, Soeken M, Drechsler R. Reducing the number of lines in reversible circuits. In: 47th ACM/IEEE Design Automation Conference; 13{18 June 2010; Anaheim, CA, USA. pp. 647-652.
[22] Haghparast M, Bolhassani A. Optimization approaches for designing quantum reversible arithmetic logic unit. Int J Theor Phys 2015; 54: 3027-3442.