2011

Mismatch error shaping of DAC unit elements in multibit ∆ Σ modulators using a novel unified ADC/DAC

This paper presents a unified analog to digital converter (ADC) and digital to analog converter (DAC) for multibit ∆Σ modulators. The unified ADC/DAC circuit provides error shaping for mismatches between DAC unit elements. Hence, the dynamic element matching (DEM) circuit or digital calibration is not required resulting in the area and power saving as well as the elimination of the excess loop delay introduced by DEM circuit. Incorporating a 6-bit unified ADC/DAC, the ∆Σ modulator achieves 16.15-bit resolution utilizing only a second order loop filter and oversampling ratio of 40. The proposed modulator is simulated in a 65-nm CMOS process. Intended for audio applications, it achieves 102-dB dynamic range, and 99-dB signal to noise and distortion ratio in a 25-kHz bandwidth sampled at 2 MS/s. The power dissipation and power supply are 149.8 μ W and 1.4 V, respectively.

PDF

___

[1] Kim T, Han C, Maghari N. A 4th-order continuous-time delta-sigma modulator using 6-bit double noise-shaped quantizer. IEEE Journal of Solid-State Circuits 2017; 52 (12): 3248-3261.
[2] Weng CH, Lin YY, Lin TH. A 1-V 5-MHz bandwidth 68.3-dB SNDR continuous-time delta-sigma modulator with a feedback-assisted quantizer. IEEE Transactions on Circuits and Systems I: Regular Papers 2017; 64 (5): 1085-1093.
[3] Garvi R, Prefasi E. A vovel multi-bit sigma-delta modulator using an integrating SAR noise-shaped quantizer. In: 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS); Bordeaux, France; 2018. pp. 809-812.
[4] Liu Q, Edward A, Zhou D, Silva-Martinez J. A continuous-time MASH 1-1-1 delta–sigma modulator with fir dac and encoder-embedded loop-unrolling quantizer in 40-nm CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2018; 26 (4): 756-767.
[5] Wang Y, He T, Silva P, Zhang Y, Temes GC. Wide-band high-accuracy ∆Σ ADC using segmented DAC with DWA and mismatch shaping. Electronics Letters 2017; 53 (11): 713-714.
[6] Zhao J, Dong Y, Yang W, Shibata H, Shrestha P et al. A – 89-dbc IMD3 DAC sub-system in a 465-MHz BW CT Delta-Sigma ADC using a power and area eﬀicient calibration technique. IEEE Transactions on Circuits and Systems II: Express Briefs 2018; 65 (7): 859-863.
[7] Basak D, Kalani S, Zhang Y, Pun KP. An automatic on-chip calibration technique for static and dynamic dac error correction in high-speed continuous-time delta-sigma modulators. IEEE Access 2019; 7: 172097-172109.
[8] Sanyal A, Sun N. Dynamic element matching techniques for static and dynamic errors in continuous-time multi-bit δσ modulators. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2015; 5 (4): 598-611.
[9] Sharifi L, Hashemipour O. Multi-bit quantizer delta-sigma modulator with the feedback DAC mismatch error shaping. In: 27th Iranian Conference on Electrical Engineering (ICEE); Yazd, Iran; 2019. pp. 209-213.
[10] Sanyal A, Chen L, Sun N. Dynamic element matching with signal-independent element transition rates for multibit ∆Σ modulators. IEEE Transactions on Circuits and Systems I: Regular Papers 2015; 62 (5): 1325-1334.
[11] Roverato E, Kosunen M, Cornelissens K, Korhonen T, Samsom H et al. Power-scalable dynamic element matching for a 3.4-GHz 9-bit ∆Σ RF-DAC in 16-nm FinFET. IEEE Solid-State Circuits Letters 2018; 1 (5): 126-129.
[12] He T, Zhang Y, Temes GC. Digital excess loop delay compensation technique with embedded truncator for continuous-time delta-sigma modulators. Electronics Letters 2016; 52 (1): 20-21.
[13] Jin W, Pun KP. A DEM-free sturdy MASH delta-sigma modulator with a highly-linear tri-level DAC. In: IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC); China; 2019. pp. 1-2.
[14] Jain A, Pavan S. Continuous-time delta–sigma modulators with time-interleaved FIR feedback. IEEE Transactions on Circuits and Systems I: Regular Papers 2018; 65 (2): 434-443.
[15] Perez AP, Bonizzoni E, Maloberti F. A 84dB SNDR 100kHz bandwidth low-power single op-amp third-order ∆Σ modulator consuming 140 μ W. In: IEEE 2011 International Solid-State Circuits Conference; Genova, Italy; 2011. pp. 478-480.
[16] Bonizzoni E, Perez AP, Maloberti F, Garcia-Andrade MA. Two op-amps third-order sigma–delta modulator with 61-dB SNDR, 6-MHz bandwidth and 6-mW power consumption. Analog Integrated Circuits and Signal Processing 2011; 66 (3): 381-388.
[17] Perez AP, Bonizzoni E, Maloberti F. A 88-dB DR, 84-dB SNDR very low-power single op-amp third-order Σ∆ modulator. IEEE Journal of Solid-State Circuits 2012; 47 (9): 2107-2118.
[18] Fredenburg JA, Flynn MP. A 90-MS/s 11-MHz-bandwidth 62-dB SNDR Noise-Shaping SAR ADC. IEEE Journal of Solid-State Circuits 2012; 47 (12): 2898-2904.
[19] Song Y, Chan CH, Zhu Y, Geng L, Seng-Pan U et al. Passive noise shaping in sar adc with improved eﬀiciency. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2018; 26 (2): 416-420.
[20] Maloberti F. Data Converters. USA: Springer Science and Business Media, 2007.
[21] Javahernia S, Aghdam EN, Torkzadeh P. An ultra-low-power, 16 bits CT delta-sigma modulator using 4-bit asynchronous SAR quantizer for medical applications. Journal of Circuits, Systems and Computers 2020; 29 (4): 2050056.
[22] Chen H, Wang L, Li T, He L, Lin F. A 0.6 V 19.5 μ W 80 dB DR ∆Σ modulator with SA-quantizers and digital feedforward path. Journal of Circuits, Systems and Computers 2017; 26 (07): 1750117.
[23] Akçakaya FM, Duendar G. Low power 3rd order feedforward sigma delta ADC design. Turkish Journal of Electrical Engineering & Computer Sciences 2017; 25 (1): 155-162.
[24] Baltolu A, Dallet D, Chalet F, Albinet X, Begueret JB. A 16-bit Audio Continuous-Time Sigma-Delta Modulator Using VCO-based Quantizer. In: 16th IEEE International New Circuits and Systems Conference (NEWCAS); Montréal, Canada; 2018. pp. 187-190.