Fatih KOÇER

An RC-triggered ESD clamp for high-voltage BCD CMOS processes

This paper presents a novel RC-triggered, field-effect transistor (FET)-based power clamp that can be used in high-voltage complementary metal oxide semiconductor (CMOS) processes. A simple two-stage design provides a fast trigger while keeping the clamp transistor on for much longer than the triggering duration without the need for an additional digital latching circuit. As the presented technique does not require any digital circuits, it is especially useful in bipolar-CMOS-DMOS (BCD) processes, where the implementation of digital blocks is difficult due to the limited gateto-source voltage of the laterally diffused metal oxide semiconductor (LDMOS) transistors. The proposed architecture is implemented in a 0.25-µm BCD process offered by TSMC. Simulation results show that Class 3A-level electrostatic discharge (ESD) protection can be achieved with an 8-mm-wide device while keeping all gate-to-source voltage values below the recommended 5-V limit. As the circuit operation depends on the well-modeled transient behavior of transistors, the proposed technique can be extended to other ESD ratings and can also be migrated to other processes without the need of extensive hardware verification.

PDF

___

[1] Keppens B, Mergens MPJ, Trinh CS, Russ CC, Camp BV, Verhaege KG. ESD protection solutions for high voltage technologies. Microelectron Reliab 2006; 46: 677-688.
[2] Van der Pol JA, Ludikhuize AW, Huizing HGA, Van Velzen B, Hueting RJE, Mom JF, Van Lijnschoten G, Hessels GJJ, Hooghoudt EF, Van Hizen R et al. A-BCD: An economic 100 V RESURF silicon-on-insulator BCD technology for consumer and automotive applications. In: IEEE 2000 International Symposium on Power Semiconductor Devices and ICs; 2225 May 2000; Toulouse, France. New York, NY, USA: IEEE. pp. 327-330.
[3] Park IY, Choi YK, Ko KY, Shim SC, Jun BK, Moon NC, Kim NJ, Yoo KD. BCD (bipolar-CMOS-DMOS) technology trends for power management IC. In: IEEE 2011 International Conference on Power Electronics and ECCE Asia; 30 May3 June 2011; Jeju, Korea. New York, NY, USA: IEEE. pp. 318 325.
[4] Chen WY, Ker MD. Circuit and layout co-design for ESD protection in bipolar-CMOS-DMOS (BCD) high-voltage process. IEEE T Circuits-I 2010; 57: 1039-1047.
[5] Wang S, Yao F, Shi Z, Cheng Y. Design and analysis of full-chip HV ESD protection in BCD30V for mixed-signal ICs. In: IEEE 2013 International Symposium on Circuits and Systems; 1923 May 2013; Beijing, China. New York, NY, USA: IEEE. pp. 1059-1062.
[6] Hunter BL, Butka BK. Damped transient power clamps for improved ESD protection of CMOS. Microelectron Reliab 2006; 46: 77-85.
[7] Smith JC, Boselli G. A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies. In: IEEE 2003 Electrical Overstress/Electrostatic Discharge Symposium; 2125 September 2003; Las Vegas, NV, USA. New York, NY, USA: IEEE. pp. 1-9.
[8] Li J, Gauthier R, Mitra S, Putnam C, Chatty K, Halbach R, Seguin C. Design and characterization of a multi-RC-triggered MOSFET-based power clamp for on-chip ESD protection. In: IEEE 2006 Electrical Overstress/Electrostatic Discharge Symposium; 1015 September 2006; Tucson, AZ, USA. New York, NY, USA: IEEE.pp. 179-185.
[9] Wang AZH. On-Chip ESD Protection for Integrated Circuits: An IC Design Perspective. Boston, MA, USA: Kluwer Academic Publishers, 2002.
[10] Dai CT, Ker MD. ESD protection design with stacked low-voltage devices for high-voltage pins of battery-monitoring IC. In: IEEE 2015 International System-on-Chip Conference; 811 September 2015; Beijing, China. New York, NY,USA: IEEE. pp. 380-383.
[11] Zheng J, Han Y, Wong H, Song B, Dong S, Ma F, Zhong L. Robust and area-efficient nLDMOS-SCR with waffle layout structure for high-voltage ESD protection. Electron Lett 2012; 48: 1629-1630.
[12] Kim DJ, Park JH, Park SG. Area-efficient power clamp circuit using gate-coupled structure for Smart Power ICs. In: IEEE 2008 SoC Design Conference; 2425 November 2008; Busan, South Korea. New York, NY, USA: IEEE.pp. I-429-I-430.