An efficient reliability simulation tool for lifetime-aware analog circuit synthesis

Time-dependent degradation (aging) has become more severe in modern CMOS technologies. Therefore, it is highly critical to capture the variation effects and design reliable circuits against aging. Simulation of time-dependent variations is quite complicated since the degradation is a function of time, where the step count of simulation directly affects the accuracy and the efficiency of the analysis. Commercial simulator tools use a constant step count during reliability simulations, in which choosing a large step count degrades the efficiency whereas keeping it small may result in accuracy problems. To overcome this bottleneck, a couple of different approaches have been proposed in the literature. Nevertheless, they suffer from the initial workload during step count determination and some other accuracy problems. In this study, a two-level step count determination approach is presented, in which the step count induced estimation error can be promptly determined via an effective simulation strategy at the first level. At the second level, the error is fitted into a saturated power law model; thus, the efficient step count can be determined without any simulation effort. To demonstrate the developed tool, two case study circuits have been designed using 130 nm technology parameters. According to the simulation results, the proposed approach decreases the initial workload by up to 67%. The proposed approach provides a remarkable save in computation time and can be used for all analog circuits without loss of generality. Moreover, a reliability-aware analog circuit synthesis tool is implemented to demonstrate the efficiency of the proposed approach. The developed tool provides a 37% improvement in the computation time compared to the only tool in the literature.

PDF

___

1] Weikang W, Xia A, Xiaobo J, Yehua C, Jingjing L et al. Roughness induced single event transient variation in SOI FinFETs. Journal of Semiconductors 2015; 36 (11): 114001. doi: 10.1088/1674-4926/36/11/114001
[2] Kiamehr S, Weckx P, Tahoori M, Kaczer B, Kukner H et al. The impact of process variation and stochastic aging in nanoscale VLSI. In: IEEE International Reliability Physics Symposium; Pasadena, CA, USA; 2016. pp. CR-1.
3] Canelas A, Póvoa R, Martins R, Lourenço N, Guilherme J et al. FUZYE: A fuzzy C-means analog IC yield optimization using evolutionary-based algorithms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2018; 39 (1): 1-13.
[4] De Lima Moreto RA, Thomaz CE, Gimenez SP. Automatic optimization of robust analog CMOS ICs: An interactive genetic algorithm driven by human knowledge. In: 31st IEEE Symposium on Integrated Circuits and Systems Design; Rio Grande do Sul, Brazil; 2018. pp. 1-6.
[5] Kondamadugula S, Naidu SR. Variation-aware parameter based analog yield optimization methods. Analog Inte- grated Circuits and Signal Processing 2019; 99 (1): 123-32.
[6] Shen CN, Yang XW, Chang C, Chao MC. The study of activation energy (Ea) by aging and high temperature storage for quartz resonator’s life evaluation. In: Proceedings of the Symposium on Piezoelectricity, Acoustic Waves and Device Applications; Fujian, China; 2010. pp. 118-122.
[7] Bravaix A, Guerin C, Huard V, Roy D, Roux JM et al. Hot-carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature. In: IEEE International Reliability Physics Symposium; Montreal, Quebec, Canada; 2009. pp. 531-548.
[8] Afacan E, Dündar G, Pusane AE, Başkaya F. Semi-empirical aging model development via accelerated aging test. In: 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design; Lisbon, Potugal; 2016. pp. 1-4.
[9] Junior NG and Barraud S. Experimental analysis of negative temperature bias instabilities degradation in junc- tionless nanowire transistors. In: 33rd Symposium on Microelectronics Technology and Devices; Rio Grande do Sul, Brazil; 2018. pp. 1-4.
[10] Thareja G, Lee J, Thean AV, Vartanian V, Nguyen B. NBTI reliability of strained SOI MOSFETs. In: International symposium for testing and failure analysis; Austin, Texas, USA; 2006. pp. 423-426.
[11] Tudor B, Wang J, Sun C, Chen Z, Liao Z et al. MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below. In: 10th IEEE International Conference on Solid-State and Integrated Circuit Technology; Shanghai, China; 2010. pp. 1645-1647.
[12] Graphics SM. Reliability simulation in CMOS 90nm design using Eldo. Wilsonville, Oregon, USA: Mentor, 2009.
[13] Keith G, Mu F, Kapila G, Reddy V. Simulation of circuit reliability with RelXpert. Austin, Texas, USA: Cadence, 2005.
[14] Afacan E, Berkol G, Dundar G, Pusane AE, Baskaya F. A lifetime-aware analog circuit sizing tool. Integration, the VLSI journal 2016; 55 (3):349-356.
[15] Ferreira PM, Cai H, Naviner L. Reliability aware AMS/RF performance optimization. Performance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design. Pennsylvania, United States; IGI Global, 2014.
[16] Maricau E, Gielen G. Analog IC reliability in nanometer CMOS. Berlin, Germany; Springer Science & Business Media, 2013.
[17] Martín-Lloret P, Toro-Frías A, Martín-Martínez J, Castro-López R, Roca E et al. A size-adaptive time-step algorithm for accurate simulation of aging in analog ICs. In: IEEE International Symposium on Circuits and Systems; Baltimore, MD, USA; 2017. pp. 1-4.
[18] Afacan E, Berkol G, Dundar G, Pusane AE, Baskaya F. A deterministic aging simulator and an analog circuit sizing tool robust to aging phenomena. In: Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design; İstanbul, Turkey; 2015. pp. 1-4.
[19] Afacan E, Berkol G, Dundar G, Pusane AE, Baskaya F. An analog circuit synthesis tool based on efficient and reliable yield estimation. Microelectronics Journal 2016; 54 (3): 14-22.
[20] Golanbari MS, Kiamehr S, Ebrahimi M, Tahoori MB. Variation-aware near threshold circuit synthesis. In: Design, Automation, Test in Europe Conference, Exhibition; Dresden, Germany; 2016. pp. 1237-1242
21] Canelas A, Martins R, Póvoa R, Lourenço N, Horta N. Yield optimization using k-means clustering algorithm to reduce Monte Carlo simulations. In: 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD); Lisbon, Portugal; 2016. pp. 1-4.
[22] Sönmez ÖS, Dündar G. Simulation-based analog and RF circuit synthesis using a modified evolutionary strategies algorithm. Integration, the VLSI journal 2011; 44 (2): 144-54.
[23] Groeseneken G, Degraeve R, Kaczer B, Roussel P. Recent trends in reliability assessment of advanced CMOS technologies. In: Proceedings of the 2005 International Conference on Microelectronic Test Structures; Leuven, Belgium; 2005. pp.81-88.
[24] Vattikonda R, Wang W, Cao Y. Modeling and minimization of PMOS NBTI effect for robust nanometer design. In: Proceedings of the 43rd annual Design Automation Conference; San Francisco, USA; 2006. pp. 1047-1052