A Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA

A Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA

This study presents a Dormand-Prince-based hybrid chaotic True Random Number Generator Design (TRNG) that can be used for secure communication and cryptographic applications on Field Programmable Gate Array (FPGA). In this design, a chaotic oscillator unit has been implemented with an FPGA-based Sprott-Jafari chaotic oscillator model suitable with IQ-Math fixed point number and IEEE 754-1985 floating point number standards. Random numbers have been produced with the quantization of the results generated by the chaotic oscillator. XOR has been performed with FPGA-based ring oscillator structure on the post-processing unit so as to enhance the randomness. The differential equation of the chaotic system used in the TRNG design was modelled using Dormand-Prince numerical algorithm method. The design on FPGA has been realized in two separate number formats including 32-bit (16I16Q) IQ-Math fixed point number standard and 32-bit IEEE 754-1985 floating point number standard. The realized design has been coded in VHDL, a hardware description language, and the Xilinx ISE 14.7 program has been used for the system design. The TRNG design has been synthesized and tested for the Virtex6 (XC6VLX240T-1FF1156) FPGA chip. The maximum operating frequencies of the TRNG in 32-bit IQ-Math fixed point number standard and 32-bit IEEE 754-1985 floating point number standard reach 344.585 MHz and 316 MHz, respectively. The throughputs of the TRNG in 32-bit IQ-Math fixed point number standard and 32-bit IEEE 754-1985 floating point number standard have been obtained as 344 Mbit/s and 316 Mbit/s, respectively. 1 Mbit sequence has been generated by using TRNG system. Randomness analysis of the generated numbers has been performed in accordance with the NIST 800-22 tests and the generated numbers have successfully passed all of the tests.

___

  • [1] T. Bonny, and Q. Nasir, “Clock Glitch Fault Injection Attack on an FPGA-Based Non-Autonomous Chaotic Oscillator,” Nonlinear Dynamics, vol. 96, no. 3, pp. 2087–2101, 2019.
  • [2] J. S. Vaidyanathan, “Chaos in neurons and adaptive control of BirkhoffShaw strange chaotic attractor,” International Journal of PharmTech Research, vol. 8, no. 5, pp. 956-963, 2015.
  • [3] A. Xiong, X. Zhao, J. Han and G. Liu, “Application of the chaos theory in the analysis of EMG on patients with facial paralysis,” Robot Intelligence Techlogy and Applications, vol. 2, no. 274, pp. 805-819, 2014.
  • [4] H. Zhengxing, D. Wei, D. Huilong and L. Haomin, “Similarity measure between patient traces for clinical pathway analysis: problem, method, and applications,” IEEE Journal of Biomedical and Health Informatics, vol. 18, no. 1, pp. 4−14, 2014.
  • [5] K. Zexin, S. Jiang, M. Lin, Q. Yanhui and J. Shuisheng, “Multimode synchronization of chaotic semiconductor ring laser and its potential in chaos communication,” IEEE Journal Quantum Electron, vol. 50, no. 3, pp. 148-157, 2014.
  • [6] S. Çiçek, A. Ferikoğlu, and I. Pehlivan, “A new 3D chaotic system: dynamical analysis, electronic circuit design, active control synchronization and chaotic masking communication application,” Optik-International Journal for Light and Electron Optic, vol. 127, no. 8, pp. 4024-4030, 2016.
  • [7] E. Tlelo-Cuautle, V. H. Carbajal-Gomez, P. J. Obeso-Rodelo, J. J. Rangel-Magdaleno and J. C. Nuñez-Perez, “FPGA realization of a chaotic communication system applied to image processing,” Nonlinear Dynamics, vol. 82, no. 4, pp. 1879-1892, 2015.
  • [8] J. S. Khan and J. Ahmad, “Chaos based efficient selective image encryption,” Multidimensional Systems and Signal Processing, vol. 30, no. 2, pp. 943-961, 2019.
  • [9] X. Wang, J. H. Park, K. She, S. Zhong and L. Shi, “Stabilization of Chaotic Systems With T–S Fuzzy Model and Nonuniform Sampling: A Switched Fuzzy Control Approach,” IEEE Transactions on Fuzzy Systems, vol. 27, no. 6, pp. 1263-1271, 2018.
  • [10] M. Alçın, M. Tuna and İ. Koyuncu, “IQ-Math Based Designing of Fourth Order Runge-Kutta Algorithm on FPGA and Performance Analysis According to ANN Approximation,” Research International Journal of Advanced in Science Engineering and Technology, vol. 5, no. 8, pp. 6523-6530, 2018.
  • [11] İ. Koyuncu, İ. Şahin, C. Gloster and N. K. Sarıtekin, “A neuron library for rapid realization of artificial neural networks on FPGA: A case study of Rössler chaotic system,” Journal of Circuits, Systems and Computers, vol. 26 no. 1, pp. 1750015, 2017.
  • [12] İ. Koyuncu and A. T. Özcerit, “The design and realization of a new high speed FPGA-based chaotic true random number generator,” Computers & Electrical Engineering, vol. 5, no. 8, pp. 203-214, 2017.
  • [13] S. Kaçar, “Analog circuit and microcontroller based RNG application of a new easy realizable 4D chaotic system,” Optik, vol. 127, no. 20, pp. 9551-9561, 2016.
  • [14] L. dos Santos Coelho, “Tuning of PID controller for an automatic regulator voltage system using chaotic optimization approach,” Chaos, Solitons & Fractals, vol. 39, no. 4, pp. 1504-1514, 2009.
  • [15] J. Lu, X. Yu and G. Chen, “Generating chaotic attractors with multiple merged basins of attraction: A switching piecewise-linear control approach,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 2, pp. 198-207, 2003.
  • [16] Ü. Çavuşoğlu, A. Akgül, S. Kaçar, İ. Pehlı̇van and A. Zengı̇n, “A chaos‐based encryption algorithm over TCP data packet for secure communication,” Security and Communication Networks, vol. 9, no.11, pp. 1285-1296, 2016.
  • [17] S. Akkaya, İ. Pehlivan, A. Akgül and M. Varan, “Yeni bir kaos tabanlı rastgele sayı üreteci kullanan banka şifrematik cihazı tasarımı ve uygulaması,” Journal of the Faculty of Engineering & Architecture of Gazi University, vol. 33, no. 3. pp. 1171-1182, 2018.
  • [18] R. Kharel, K. Busawon, W. Aggoune and Z. Ghassemlooy, “Implementation of a secure digital chaotic communication scheme on a DSP board,” In 2010 7th International Symposium on Communication Systems, Networks & Digital Signal Processing, 2010: pp. 212-216.
  • [19] T. Shi, G. Rui, Y. Zhang and S. Zhang, “Design Method for Duffing System Based on DSP Builder,” In 2012 International Conference on Systems and Informatics (ICSAI), 2012: pp. 121-124.
  • [20] M. Delgado-Restituto, A. J. Acosta and A. Rodríguez-Vázquez, “A mixed-signal integrated circuit for FM-DCSK modulation,” IEEE Journal of solid-state circuits, vol. 40, no. 7, pp. 1460-1471, 2005.
  • [21] Ü. Güler and S. Ergün, “A high speed, fully digital IC random number generator,” AEU-International Journal of Electronics and Communications, vol. 66, no. 2, pp. 143-149, 2012.
  • [22] T. Bonny, R. Al Debsi, S. Majzoub, and A. S. Elwakil, “Hardware Optimized FPGA Implementations of High-Speed True Random Bit Generators Based on Switching-Type Chaotic Oscillators,” Circuits, Systems, and Signal Processing, vol. 38, no. 3, pp. 1342–1359, 2019.
  • [23] T. Bonny, and A. S. Elwakil, “FPGA Realizations of High-Speed Switching-Type Chaotic Oscillators Using Compact VHDL Codes,” Nonlinear Dynamics, vol. 93, no. 2, pp. 819–833, 2018.
  • [24] E. Avaroğlu, and T. Tuncer, “Novel S-Box-Based Postprocessing Method for True Random Number Generation”, Turkish Journal of Electrical Engineering & Computer Sciences, vol. 28, pp. 288–301, 2020.
  • [25] M. Tuna and C. B. Fidan. “A Study on the importance of chaotic oscillators based on FPGA for true random number generating (TRNG) and chaotic systems,” Journal of the Faculty of Engineering and Architecture of Gazi University, vol. 33, no. 2, pp. 469-486, 2018.
  • [26] P. Z. Wieczorek and K. Golofit, “Dual-Metastability Time-Competitive True Random Number Generator,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 1, pp. 134–145, 2014.
  • [27] V. Fischer, M. Drutarovsk, M. Simka, and N. Bochard, “High Performance True Random Number Generator in Altera Stratix FPLDs,” Field Programmable Logic and Application, vol. 3203, pp. 555–564, 2004.
  • [28] F. Lozach, M. Ben-Romdhane, T. Graba, and J.-L. Danger, “FPGA Design of an Open-Loop True Random Number Generator,” in 2013 Euromicro Conference on Digital System Design, 2013, pp. 615–622, doi: 10.1109/DSD.2013.73.
  • [29] E. Avaroğlu, T. Tuncer, A. B. Özer, B. Ergen, and M. Türk, “A novel chaos-based post-processing for TRNG,” Nonlinear Dynamics, vol. 81, no. 1–2, pp. 189–199, 2015.
  • [30] T. Tuncer, E. Avaroglu, M. Türk, and A. B. Ozer, “Implementation of Non-periodic Sampling True Random Number Generator on FPGA,” Informacije MIDEM, vol. 44, no. 4, pp. 296–302, 2015.
  • [31] M. Alcin, I. Koyuncu, M. Tuna, M. Varan, and I. Pehlivan, “A novel high speed Artificial Neural Network–based chaotic True Random Number Generator on Field Programmable Gate Array,” International Journal of Circuit Theory and Applications, vol. 47, no. 3, pp. 365–378, 2019.
  • [32] M. Tuna, A. Karthikeyan, K. Rajagopal, M. Alçın, and İ. Koyuncu, “Hyperjerk multiscroll oscillators with megastability: Analysis, FPGA implementation and A Novel ANN-Ring-based True Random Number Generator,” AEU-International Journal of Electronics and Communications, vol. 112, no. 2019, pp. 152941–10, 2019.
  • [33] T. Kaya, “A true random number generator based on a Chua and ROPUF: design, implementation and statistical analysis,” Analog Integrated Circuits and Signal Processing, vol. 102, pp. 415–426, 2020.
  • [34] A. M. Garipcan and E. Erdem, “Implementation and Performance Analysis of True Random Number Generator on FPGA Environment by Using Non-periodic Chaotic Signals Obtained from Chaotic Maps,” Arabian Journal for Science and Engineering, vol. 44, no. 11, pp. 9427– 9441, 2019.
  • [35] T. Tuncer, “The implementation of chaos-based PUF designs in field programmable gate array,” Nonlinear Dynamics, vol. 86, no. 2, pp. 975– 986, 2016.
  • [36] P. Prakash, K. Rajagopal, I. Koyuncu, J.P. Singh, M. Alcin, B.K. Roy, M. Tuna, “A Novel Simple 4-D Hyperchaotic System with a SaddlePoint Index-2 Equilibrium Point and Multistability: Design and FPGABased Applications,” Circuits, Systems, and Signal Processing, vol. 39, pp. 4259–4280, 2020.
  • [37] İ. Koyuncu, M. Tuna, İ. Pehlivan, C. B. Fidan, and M. Alçın, “Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator,” Analog Integrated Circuits and Signal Processing, vol. 102, no. 2, pp. 445–456, 2020.
  • [38] S. Jafari, J. C. Sprott and F. Nazarimehr, “Recent new examples of hidden attractors,” The European Physical Journal Special Topics, vol. 224, no. 8, pp. 1469-1476, 2015.
  • [39] M. S. Azzaz, C. Tanougast, S. Sadoudi, R. Fellah, and A. Dandache, “A new auto-switched chaotic system and its FPGA implementation,” Communications in Nonlinear Science and Numerical Simulation, vol. 18, no. 7, pp. 1792–1804, 2013.
  • [40] M. Tuna, M. Alçın, İ. Koyuncu, C. B. Fidan, and İ. Pehlivan, “High speed FPGA-based chaotic oscillator design,” Microprocessors and Microsystems, vol. 66, no. 2019, pp. 72–80, 2019.
  • [41] L. Merah, A. Pascha, A. Said and N. H. Mamat, “Design and FPGA implementation of Lorenz chaotic system for information security issues,” Application Mathematics Sciences, vol. 7, pp. 237-246, 2013.
  • [42] İ. Koyuncu, A. T. Özcerit, and İ. Pehlivan, “An analog circuit design and FPGA-based implementation of the Burke-Shaw chaotic system,” Optoelectronics and Advanced Materials-Rapid Communications, vol. 7, pp. 635-638, 2013.
  • [43] İ. Koyuncu, and H. İ. Şeker, “Implementation of Dormand-Prince based chaotic oscillator designs in different IQ-Math number standards on FPGA”, Sakarya Üniversitesi Fen Bilimleri Enstitüsü Dergisi, vol. 23, no. 5, pp. 859-868, 2019.
  • [44] H. İ. Şeker, İ. Koyuncu, M. Tuna and M. Alçın, “Dormand-Prince Tabanlı SEA Kaotik Osilatör Tasarımının FPGA Üzerinde Gerçeklenmesi,” 5th International Academic Research Congress, Ankara, pp. 1-8, 2019.
  • [45] Z. Meng, G. Li, D. Yang, and L. Zhan, “A new directional stability transformation method of chaos control for first order reliability analysis,” Structural and Multidisciplinary Optimization, vol. 55, no. 2, pp. 601-612, 2017.
  • [46] Y. Jiang, H. Zhu, and Z. Li, “A new compound faults detection method for rolling bearings based on empirical wavelet transform and chaotic oscillator,” Chaos, Solitons & Fractals, vol. 89, pp. 8-19, 2016.
  • [47] Z. Tian, “Chaotic characteristic analysis of network traffic time series at different time scales,” Chaos, Solitons & Fractals, vol. 130, pp. 109412, 2020.
  • [48] X. Chen, J. Hu, Z. Peng, and C. Yuan, “Bifurcation and chaos analysis of torsional vibration in a PMSM-based driven system considering electromechanically coupled effect” Nonlinear Dynamics, vol. 88, no. 1, pp. 277-292, 2017.
  • [49] D. Ding, Y. Weng, and N. Wang, “Dynamics analysis of a fractionalorder delayed SBT memristive chaotic system without equilibrium points,” The European Physical Journal Plus, vol. 134, no 444, pp. 1-7, 2019.
  • [50] S. Jafari, A. Ahmadi, A. J. M. Khalaf, H. R. Abdolmohammadi, V. T. Pham and F. E. Alsaadi, “A new hidden chaotic attractor with extreme multi-stability,” AEU-International Journal of Electronics and Communications, vol. 89, pp. 131-135, 2018.